 |
|
 |
| |
Image Number 15 for United States Patent #8125796.
A computer or microchip comprising an outer chamber and at least one inner chamber inside the outer chamber. The outer chamber and the inner chamber being separated at least in part by an internal sipe, and at least a portion of a surface of the outer chamber forming at least a portion of a surface of the internal sipe. The internal sipe has opposing surfaces that are separate from each other and therefore can move relative to each other, and at least a portion of the opposing surfaces are in contact with each other in a unloaded condition. The outer chamber including a Faraday Cage. A computer, comprising an undiced semiconductor wafer having a multitude of microchips. The multitude of microchips on the wafer forming a plurality of independently functioning computers, each computer having independent communication capabilities.
|
|
|
 |
|
 |
|
| Method for configuring a telecommunication system | | Electronic device and method for checking layout of printed circuit board | | Epoxy resin composition, prepreg, laminate board, multilayer printed wiring board, semiconductor device, insulating resin sheet, and process for manufacturing multilayer printed wiring board | | Scheduling method and scheduling device for MBMS, and base station including this scheduling device | | Content display device, content display method, content display program, recording medium, server apparatus, content providing method and content providing program | | Spin torque oscillator and magnetic recording apparatus | | Error controlling system, processor and error injection method |
| |
Randomly Featured Patents |
|
