Resources Contact Us Home
Transparent test method and scan flip-flop

Image Number 11 for United States Patent #8122413.

Logic blocks for IC designs (including gate-array, standard cell, or logic array designs) provide Design-for-Test-enabled flip-flops (DFT-enabled FFs) that inherently insure compliance with DFT rules associated with scan shifting. Test scan-chains are configured by daisy-chaining instances of the logic block in a transparent (invisible) manner to user-designed application circuits, which can be designed without any user-inserted test structures or other regard for DFT considerations. User asynchronous set and reset inputs and all Stuck-At faults on all user pins on these DFT-enabled FFs are observable via capture and scan-out. A first type of these DFT-enabled FFs features addressable control to partition test the application circuit. A second type of these DFT-enabled FFs features integral capture buffering that eliminates the need for partition test, simplifying control logic and reducing the number of test vectors needed.

  Recently Added Patents
Method for building taxonomy of topics and categorizing videos
Wireless refrigerant scale platform
Method for reserving network bandwidth for versioned network services
Management of computer-file sharing between at least two devices
Power management method for reducing power of host when turning off main monitor and computer system applying the same
Pixel circuit
Brushless electric motor or generator in shell construction
  Randomly Featured Patents
Authentication of a message source
Flat keyboard switch
Telephone system open switching interval protection circuit
Connector housing
Surface coating compositions containing pigment coated with a polymeric organic polyol
Basket guide for a hot air oven
Sink mixer
Elevating device for a work vehicle
Method and apparatus for radio communications
Protection circuit for insulated-gate field-effect transistors (IGFETS)