Resources Contact Us Home
Transparent test method and scan flip-flop

Image Number 11 for United States Patent #8122413.

Logic blocks for IC designs (including gate-array, standard cell, or logic array designs) provide Design-for-Test-enabled flip-flops (DFT-enabled FFs) that inherently insure compliance with DFT rules associated with scan shifting. Test scan-chains are configured by daisy-chaining instances of the logic block in a transparent (invisible) manner to user-designed application circuits, which can be designed without any user-inserted test structures or other regard for DFT considerations. User asynchronous set and reset inputs and all Stuck-At faults on all user pins on these DFT-enabled FFs are observable via capture and scan-out. A first type of these DFT-enabled FFs features addressable control to partition test the application circuit. A second type of these DFT-enabled FFs features integral capture buffering that eliminates the need for partition test, simplifying control logic and reducing the number of test vectors needed.

  Recently Added Patents
Subband SNR correction in a frequency selective scheduler
Dynamic facsimile transcoding in a unified messaging platform
Efficient paging in a wireless communication system
Linear transformer power supply
Differentiated PSIP table update interval technology
Support for a parameterized query/view in complex event processing
Plasma doping method and plasma doping apparatus
  Randomly Featured Patents
Exhaust gas cleaning device
Preparation and combustion of fuel oil emulsions
Monitoring and test structures for silicon etching
Optical glucose detector
Para-xylene process and catalyst
Method and system for selective deployment of instruments within an assessment management system
Terraced telescopic storage shelves
Method and apparatus for determining bit allocation for groups of pixel blocks in a picture according to attention importance level
Drip tray