Resources Contact Us Home
Transparent test method and scan flip-flop

Image Number 11 for United States Patent #8122413.

Logic blocks for IC designs (including gate-array, standard cell, or logic array designs) provide Design-for-Test-enabled flip-flops (DFT-enabled FFs) that inherently insure compliance with DFT rules associated with scan shifting. Test scan-chains are configured by daisy-chaining instances of the logic block in a transparent (invisible) manner to user-designed application circuits, which can be designed without any user-inserted test structures or other regard for DFT considerations. User asynchronous set and reset inputs and all Stuck-At faults on all user pins on these DFT-enabled FFs are observable via capture and scan-out. A first type of these DFT-enabled FFs features addressable control to partition test the application circuit. A second type of these DFT-enabled FFs features integral capture buffering that eliminates the need for partition test, simplifying control logic and reducing the number of test vectors needed.

  Recently Added Patents
Table base
Subpixel-based image down-sampling
Apparatus and sensor for adjusting vertical sensor-alignment
Opportunistic modem
Bio-pesticide and method for pest control
Three-dimensional holographic display using active shutter
Image processing apparatus and image processing method
  Randomly Featured Patents
Continuous administration of adenosine to reduce pulmonary vascular resistance
Cutting tool
Telecommunications submarine cable assemblies
Method and arrangement for transformation of signals from a frequency to a time domain
Electrically operated chucking apparatus
Electric line
Power-down inverter circuit
National identification card system and biometric identity verification method for negotiating transactions
Fire fighter's axe sling
High temperature vibration isolating mount