Resources Contact Us Home
Transparent test method and scan flip-flop

Image Number 11 for United States Patent #8122413.

Logic blocks for IC designs (including gate-array, standard cell, or logic array designs) provide Design-for-Test-enabled flip-flops (DFT-enabled FFs) that inherently insure compliance with DFT rules associated with scan shifting. Test scan-chains are configured by daisy-chaining instances of the logic block in a transparent (invisible) manner to user-designed application circuits, which can be designed without any user-inserted test structures or other regard for DFT considerations. User asynchronous set and reset inputs and all Stuck-At faults on all user pins on these DFT-enabled FFs are observable via capture and scan-out. A first type of these DFT-enabled FFs features addressable control to partition test the application circuit. A second type of these DFT-enabled FFs features integral capture buffering that eliminates the need for partition test, simplifying control logic and reducing the number of test vectors needed.

  Recently Added Patents
Optimized control of an energy supplying system and an energy consuming system
Hydrolases, nucleic acids encoding them and methods for making and using them
Sequential control device for a striking mechanism
Wireless subscriber managing storage of HARQ packets
Systems and methods for vehicle cruise control
Camera with monitor
  Randomly Featured Patents
Alkylene oxide isomerization process and catalyst
Incorporation of carbon in silicon/silicon germanium epitaxial layer to enhance yield for Si-Ge bipolar technology
Windshield repair apparatus
Polymeric allophanates of diphenylmethane diisocyanate, perpolymers of these polymeric allophanates, and processes for the preparation of the polymeric allophanates and the prepolymers thereof
Reusable cover for a wind instrument
Lid support device
Combine concave
Various methods and apparatuses for moving thumbnails
Sonic well logging