Resources Contact Us Home
Transparent test method and scan flip-flop

Image Number 11 for United States Patent #8122413.

Logic blocks for IC designs (including gate-array, standard cell, or logic array designs) provide Design-for-Test-enabled flip-flops (DFT-enabled FFs) that inherently insure compliance with DFT rules associated with scan shifting. Test scan-chains are configured by daisy-chaining instances of the logic block in a transparent (invisible) manner to user-designed application circuits, which can be designed without any user-inserted test structures or other regard for DFT considerations. User asynchronous set and reset inputs and all Stuck-At faults on all user pins on these DFT-enabled FFs are observable via capture and scan-out. A first type of these DFT-enabled FFs features addressable control to partition test the application circuit. A second type of these DFT-enabled FFs features integral capture buffering that eliminates the need for partition test, simplifying control logic and reducing the number of test vectors needed.

  Recently Added Patents
Virtual image display device and manufacturing method of virtual image display device
Systems and methods for providing power and data to lighting devices
Electrode material and use thereof for production of electrochemical cells
Workflow-enabled client
Reactor core of liquid metal cooled reactor
Organic light emitting diode device and fabrication method thereof
Active gate drive circuit
  Randomly Featured Patents
Electromagnetic pulse generator for use with exploding material
Printing apparatus and method with a quiet mode
Repeated channel adaptive frequency hopping
Combustion chamber structure and its manufacturing process
Pressure vessel
Light guide illumination devices
V-coupling for installation in narrow annular spaces
Holder for an electric hand held hair dryer
Procedure for the configuration of a bus-type data transmission network
Construction with modular walls