Resources Contact Us Home
Transparent test method and scan flip-flop

Image Number 11 for United States Patent #8122413.

Logic blocks for IC designs (including gate-array, standard cell, or logic array designs) provide Design-for-Test-enabled flip-flops (DFT-enabled FFs) that inherently insure compliance with DFT rules associated with scan shifting. Test scan-chains are configured by daisy-chaining instances of the logic block in a transparent (invisible) manner to user-designed application circuits, which can be designed without any user-inserted test structures or other regard for DFT considerations. User asynchronous set and reset inputs and all Stuck-At faults on all user pins on these DFT-enabled FFs are observable via capture and scan-out. A first type of these DFT-enabled FFs features addressable control to partition test the application circuit. A second type of these DFT-enabled FFs features integral capture buffering that eliminates the need for partition test, simplifying control logic and reducing the number of test vectors needed.

  Recently Added Patents
ESD protection device and method for producing the same
Apparatus and method for exerting force on a subject tissue
Plants and seeds of hybrid corn variety CH717591
Transfer of digital data through an isolation
Method and system for routing telephony communications together with modified calling party identifier information
Modular authoring and visualization of rules using trees
Position pointer, variable capacitor and inputting apparatus
  Randomly Featured Patents
Radial-crossflow distillation trays for divided wall column applications
Optical cross-connect switching system with bridging, test access and redundancy
Thick film conductors
System for digitally collecting and storing data
Electric plug retainer
Method and apparatus for providing traffic information using schedule registration information
Process for producing a high-purity maltose
Stent crimping device
Infinitely-variable pulley gear
Watercraft for transportation and exercise