Resources Contact Us Home
Transparent test method and scan flip-flop

Image Number 11 for United States Patent #8122413.

Logic blocks for IC designs (including gate-array, standard cell, or logic array designs) provide Design-for-Test-enabled flip-flops (DFT-enabled FFs) that inherently insure compliance with DFT rules associated with scan shifting. Test scan-chains are configured by daisy-chaining instances of the logic block in a transparent (invisible) manner to user-designed application circuits, which can be designed without any user-inserted test structures or other regard for DFT considerations. User asynchronous set and reset inputs and all Stuck-At faults on all user pins on these DFT-enabled FFs are observable via capture and scan-out. A first type of these DFT-enabled FFs features addressable control to partition test the application circuit. A second type of these DFT-enabled FFs features integral capture buffering that eliminates the need for partition test, simplifying control logic and reducing the number of test vectors needed.

  Recently Added Patents
Display apparatus, a method for a display control, and program
Detecting the type of NAT firewall using messages
Memory with separate read and write paths
Pressure-sensitive adhesive composition for optical films, pressure-sensitive adhesive optical film and image display
Multiple angle bend for high-voltage lines
Wafer level package and fabrication method
Compositions and methods for producing isoprene
  Randomly Featured Patents
Combination soccer/hockey game board
Preparation of aromatic amines
Optical decision circuit and use thereof
Method for manufacturing DRAM capacitor
Electrically heated window
Lighting fixture
Safety valve assembly
Flexible adaptation engine for adaptive transversal filters
Industrial shaft, particularly for packaging equipment
Measuring apparatus provided with an automatic focussing device