Resources Contact Us Home
Transparent test method and scan flip-flop

Image Number 11 for United States Patent #8122413.

Logic blocks for IC designs (including gate-array, standard cell, or logic array designs) provide Design-for-Test-enabled flip-flops (DFT-enabled FFs) that inherently insure compliance with DFT rules associated with scan shifting. Test scan-chains are configured by daisy-chaining instances of the logic block in a transparent (invisible) manner to user-designed application circuits, which can be designed without any user-inserted test structures or other regard for DFT considerations. User asynchronous set and reset inputs and all Stuck-At faults on all user pins on these DFT-enabled FFs are observable via capture and scan-out. A first type of these DFT-enabled FFs features addressable control to partition test the application circuit. A second type of these DFT-enabled FFs features integral capture buffering that eliminates the need for partition test, simplifying control logic and reducing the number of test vectors needed.

  Recently Added Patents
Method for measuring and improving organization effectiveness
Electric train drive control device
Imaging apparatus for calculating a histogram to adjust color balance
Composition for enhancing memory and mitigating neurodegeneration and method thereof
Toy vehicle housing
Tools and methods for yield-aware semiconductor manufacturing process target generation
  Randomly Featured Patents
Shaft coupling
Hydraulic operating arrangement
Hydro-mechanical transmission
Mask for sequential lateral solidification (SLS) process and a method thereof
Routing packet flows along an optimized path
Methods and systems for designing and/or selecting drilling equipment using predictions of rotary drill bit walk
License-plate fastener
Stripline fed aperture coupled microstrip antenna
Gasification process using a multi-layer reaction bed, to destroy toxic material and produce synthesis gas
Galvanic primary element with air electrode