Resources Contact Us Home
Transparent test method and scan flip-flop

Image Number 11 for United States Patent #8122413.

Logic blocks for IC designs (including gate-array, standard cell, or logic array designs) provide Design-for-Test-enabled flip-flops (DFT-enabled FFs) that inherently insure compliance with DFT rules associated with scan shifting. Test scan-chains are configured by daisy-chaining instances of the logic block in a transparent (invisible) manner to user-designed application circuits, which can be designed without any user-inserted test structures or other regard for DFT considerations. User asynchronous set and reset inputs and all Stuck-At faults on all user pins on these DFT-enabled FFs are observable via capture and scan-out. A first type of these DFT-enabled FFs features addressable control to partition test the application circuit. A second type of these DFT-enabled FFs features integral capture buffering that eliminates the need for partition test, simplifying control logic and reducing the number of test vectors needed.

  Recently Added Patents
Wireless communication system, wireless communication device, wireless communication method, and program
Lateral flow test kit and method for detecting an analyte
Battery comprising circuitry for charge and discharge control, and method of operating a battery
Silicas and alkali metal salt compositions, detergents formed from such compositions and method of forming such compositions and detergents
Preserving and handling native data in hybrid object trees
AIN buffer N-polar GaN HEMT profile
Power storage device and method for manufacturing the same
  Randomly Featured Patents
Server side execution of application modules in a client and server system
Thermoplastic elastomers for adhesion to polyamide
Cyclic hydroxamic acid as metalloproteinase inhibitors
Repositional staggered edge posting sheetlets
Recording medium, reproducing device, recording method and reproducing method
Interleaved key memory with multi-page key cache
Restraining strap for securing pressure vessels
Systems and methods for determining semiconductor wafer temperature and calibrating a vapor deposition device