Resources Contact Us Home
Transparent test method and scan flip-flop

Image Number 11 for United States Patent #8122413.

Logic blocks for IC designs (including gate-array, standard cell, or logic array designs) provide Design-for-Test-enabled flip-flops (DFT-enabled FFs) that inherently insure compliance with DFT rules associated with scan shifting. Test scan-chains are configured by daisy-chaining instances of the logic block in a transparent (invisible) manner to user-designed application circuits, which can be designed without any user-inserted test structures or other regard for DFT considerations. User asynchronous set and reset inputs and all Stuck-At faults on all user pins on these DFT-enabled FFs are observable via capture and scan-out. A first type of these DFT-enabled FFs features addressable control to partition test the application circuit. A second type of these DFT-enabled FFs features integral capture buffering that eliminates the need for partition test, simplifying control logic and reducing the number of test vectors needed.

  Recently Added Patents
Cable exit trough with insert
Polarization preserving front projection screen microstructures
Reliability fire pressure switch
System and method for multi-threaded MIMO OFDM channel equalizer
Defect detection system and method
Mixture, especially spinning solution
Real-time pricing of shipping vendors
  Randomly Featured Patents
Method for extruding pasta
Method of producing seat cushion member
Transmission of a common pilot channel from a beamforming transmit antenna array
Golf puter including sight bar
Method and circuit for stabilizing conversion gain of radiation detectors of a radiation detection system
Collapsible structures
Multi-chip package for reducing test time
Antithrombotic agent
Magnetic shield for integrated circuit packaging
Attachment for a telephone supporting device