Resources Contact Us Home
Transparent test method and scan flip-flop

Image Number 11 for United States Patent #8122413.

Logic blocks for IC designs (including gate-array, standard cell, or logic array designs) provide Design-for-Test-enabled flip-flops (DFT-enabled FFs) that inherently insure compliance with DFT rules associated with scan shifting. Test scan-chains are configured by daisy-chaining instances of the logic block in a transparent (invisible) manner to user-designed application circuits, which can be designed without any user-inserted test structures or other regard for DFT considerations. User asynchronous set and reset inputs and all Stuck-At faults on all user pins on these DFT-enabled FFs are observable via capture and scan-out. A first type of these DFT-enabled FFs features addressable control to partition test the application circuit. A second type of these DFT-enabled FFs features integral capture buffering that eliminates the need for partition test, simplifying control logic and reducing the number of test vectors needed.

  Recently Added Patents
Sports helmet
Progressively discovering and integrating services
Automatically selecting a paper with increased dimensions than originally desired for printing and adding advertisement content to the increased dimensional area of the paper
Water bottle warning triangle
Method for forming contact hole
Method and system for providing geohazard information to customers
Plants and seeds of hybrid corn variety CH424126
  Randomly Featured Patents
Method of forming a loop in a wire
Interference mitigation in a wireless communication system
Less colored trans-1,3-dichloropropene and process for its production
5 degrees of freedom mobile robot
Method for reacting organic halides
Accumulation conveyor brake
Remote sensing for building automation
Night-time safety system
Handle for cooking utensil
Optical semiconductor element including photodetecting element with comb-tooth structure