Resources Contact Us Home
Transparent test method and scan flip-flop

Image Number 11 for United States Patent #8122413.

Logic blocks for IC designs (including gate-array, standard cell, or logic array designs) provide Design-for-Test-enabled flip-flops (DFT-enabled FFs) that inherently insure compliance with DFT rules associated with scan shifting. Test scan-chains are configured by daisy-chaining instances of the logic block in a transparent (invisible) manner to user-designed application circuits, which can be designed without any user-inserted test structures or other regard for DFT considerations. User asynchronous set and reset inputs and all Stuck-At faults on all user pins on these DFT-enabled FFs are observable via capture and scan-out. A first type of these DFT-enabled FFs features addressable control to partition test the application circuit. A second type of these DFT-enabled FFs features integral capture buffering that eliminates the need for partition test, simplifying control logic and reducing the number of test vectors needed.

  Recently Added Patents
Managing and collaborating with digital content
Method for producing an adhesive fastening element made of plastic
Electro-optical device, method of manufacturing the same, and electronic apparatus
Method for the hydrolysis of substituted formylamines into substituted amines
Liquid-filled protein-phosphatidic acid capsule dispersions
Stand for food service
Frame syncrhonization in orthogonal frequency-division multiplexing systems
  Randomly Featured Patents
Thermostable Omega-Transaminases
Key input device
Roofing handroller
Glow plug heater control
Treatment of arthritis and compositions therefore
Fluid exchange system
Optimum interpolator method and apparatus for digital timing adjustment
Method of fabricating in-mold graphics
Braking retardation apparatus for doors, windows or the like
Paper holder