Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Rechargeable battery
System, method, and computer readable medium for a force-based wheelchair joystick
Electrowetting display devices with a reflective plate structure
Dual source mass spectrometry system
Lubricant composition
Use of natural query events to improve online advertising campaigns
Plants and seeds of hybrid corn variety CH717591
  Randomly Featured Patents
Extended capacity film magazine
Transdermal formulations, methods and devices
Method for making elastic bandaging material
Providing content in a communication system
Three-dimensional strain monitor for rock boreholes
Fin-ring propeller for a water current power generation system
Internal combustion engine with an auxiliary combustion chamber
Plow blade and moldboard shoe
Aerosol solutions of 1-naphthylmethylcarbamate
Control apparatus for a converter for transmitting electric power between an alternating voltage network and a direct voltage network