Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Cross-platform cloud-based map creation
Modified and stabilized GDF propeptides and uses thereof
System and method of interfacing co-processors and input/output devices via a main memory system
Dynamic facsimile transcoding in a unified messaging platform
Solid-state imaging apparatus, method of manufacturing solid-state imaging apparatus, and electronic apparatus
Pizza stone
Image forming apparatus, control method, and storage medium
  Randomly Featured Patents
Single mode optical fiber
Vibration sensor
Decorative display device
Egg collecting apparatus
Equipment sets for the sequential administration of medical liquids at dual flow rates having parallel secondary liquid flowpaths wherein one said path is controlled by a liquid sequencing val
Printing type printer
Visual creation of computer-based workflows
Face for a clock or similar article
System and method for multipath mitigation using clustered positioning signals
Floor drain pipe with improved straining structure