Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Energy drink package
Messenger bag
Bandpass filter and radio communication module and radio communication device using the same
Paging of a user equipment (UE) within a wireless communications system
Retransmission control method, base station and mobile station
Economic filtering system for delivery of permission based, targeted, incentivized advertising
Data scrambling in memory devices
  Randomly Featured Patents
Apparatus for generating pulse-like constant current having variable pulse width
High performance analytical column for anion determination
Treatment of oxygen containing gaseous hydrocarbons for mercaptan removal
Lance for injecting powdery material into molten metal
Method of casting chocolate
System for providing a uniform external interface for an object oriented computing system
Method of controlling zinc-doping in a copper-zinc alloy thin film electroplated on a copper surface and a semiconductor device thereby formed
Color photographic element
Method and an apparatus for thin film formation
Method and system for providing toll-free telematic and mobile services applications