Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Battery terminal with current sensor
Transfer of digital data through an isolation
Image surveillance system and method of detecting whether object is left behind or taken away
Biaxially oriented hydrolysis-stable polyester film comprising epoxidized fatty acid derivatives and a chain extender, and process for production thereof and use thereof
System and method for determining payroll related insurance premiums
Mobile interactive kiosk method
Methods of synthesizing heteromultimeric polypeptides in yeast using a haploid mating strategy
  Randomly Featured Patents
Extraction of glycoproteins and sialic acid from whey
Apparatus for positioning bales within a bale assembly area
Virtual work environment for remote users
Apparatus and method for coupling and driving a reel shaft
Crop conditioner
Servo writing a disk drive from a number of spiral tracks equal to a non-integer multiple of product servo wedges
Pressure activated diaphragm bonder
Magnetic head device for improving head placement on a magnetic disc
Anti-corrosion skate guard
Method and apparatus for measuring brightness