Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Three-dimensional holographic display using active shutter
Anti-GITR antibodies
Systems and methods for redox flow battery scalable modular reactant storage
Method and apparatus for disease diagnosis and screening using extremely low frequency electromagnetic fields
System and method for video encoding
Autonomous adaptation of transmit power
  Randomly Featured Patents
Unnatural reactive amino acid genetic code additions
Information retrieval system equipped with video disk
Transparent scented solid cosmetic composition
Combination basketball and football game
Method and apparatus for providing voice/unified messaging services using CATV terminals
Method of dynamically pre-fastening a disposable absorbent article having a slot-and-tab-fastening system
Permanent magnetic levitation bogie apparatus
Power supply device and electronic apparatus employing the same
Clothes hanger
Device for measurement of no contents