Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Organic light emitting display apparatus
Utility knife
Method and apparatus for increasing query traffic to a web site
Selective thermal treatment of medical instrument portions with thermal treatment system instrument holder
Method and apparatus for supporting management actions for very high throughput in wireless communications
Switch redundancy in systems with dual-star backplanes
Recovery of a hot-pluggable serial communication link
  Randomly Featured Patents
Auxiliary bag holding apparatus for a barrel
Direct current and synchronous motor system
Graphitic steel compositions
Method for manufacturing a semiconductor device using an Al-Zn connecting material
Aircraft duct system
Electrostatic recording apparatus
Round ice cream carton lid
Golf divot repair tool
Orthodontic device
High speed electronic reprographic/printing machine