Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Anti-infective derivatives, method for the production thereof, pharmaceutical compositions containing same and uses of said derivatives in treatment
Array substrate including thin film transistor and method of fabricating the same
Emergent information database management system
Semiconductor device
Electronic component
Diaminocyclohexane compounds and uses thereof
  Randomly Featured Patents
Mobile radio communication system, communication appartus applied in a mobile radio communication system, and mobile radio communication method
Plastic heat exchanger construction
Wireless communication terminal, wireless communication system, communication management method and computer program
Product supply unit with offset wheel axes for non-tilting horizontal product supports
Mechanism for dependably managing web synchronization and tracking operations among multiple browsers
2,3-Disubstituted-2,3,6,7,8,9-hexahydro-5H-thiazolo[3,2 -a]-[1,3]diazocin-3-ols
Heating assembly for a tumble dryer
Flexible printed circuit connector and contact eyelet therefor
Device for storing and transporting individual loads
Interference cancellation in a signal