Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Method of reducing acetaldehyde in polyesters, and polyesters therefrom
Segmentation of a product markup image based on color and color differences
Light source lighting device including a constant-current supply that is connected to a light source and supplies a constant current of a substantially constant magnitude to the light source,
Image sorting device, method, program, and integrated circuit and storage medium storing said program
Dynamic load profiling in a power network
System and method for parallel video processing in multicore devices
Toner cartridge and image forming apparatus including the same
  Randomly Featured Patents
Anti-tarnish treatment of metal foil
Modular wireless linear motor
Arylazoaniline blue dyes for color filter array element
Zoom lens and image pickup apparatus including the same
Approaches for switching transport protocol connection keys
Integrated circuit package system for electromagnetic isolation
Device for displaying analog signals on a raster scanning display
Robust process model identification in model based control techniques
Electronically alterable non-latching Josephson AND, OR, NAND, NOR logic circuit
Combined golf ball and tee placement device