Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Image forming apparatus
Data security for dynamic random access memory using body bias to clear data at power-up
Shoe upper
Multi-carrier operation for wireless systems
Pattern generation method and pattern generation program
Image generation based on a plurality of overlapped swathes
Semiconductor device and manufacturing method thereof
  Randomly Featured Patents
Flying ski
Machine tool apparatus
Hidden message indicator
Vibratory atomizer
Preparation of a heat-stable lactic acid
Substrate-triggered bipolar junction transistor and ESD protection circuit
Pool cue rest
Catalyst containing boron and silicon and its use for hydrotreating hydrocarbon feeds
Method for reducing defect concentrations in crystals
Beverage server