Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Method for fabricating a nitrided silicon-oxide gate dielectric
Determination of copy number variations using binomial probability calculations
Method and apparatus for analysis of histopathology images and its application to cancer diagnosis and grading
Systems and methods for mitigating spectral regrowth from non-linear systems
Semiconductor device and method for fabricating the same
Asynchronous loading of scripts in web pages
Strap-hook ring
  Randomly Featured Patents
Synthesis of R-N-methylnaltrexone
Ticket releasing apparatus
Preparing cheese having longitudinal fibrous texture
Spiro-oxazine compound
Support wrap system for intravenous tubing
Board removal detection circuit
Method for providing high vertical damping to pneumatic isolators during large amplitude disturbances of isolated payload
Solar air conditioning method and apparatus
Safety descender for a rope
Anti-vibration retaining clip for an electrical switch with connector interlock