Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Wafer-level chip scale package
Inductive antenna coupling
Semiconductor device having vertical channel
Method for manufacturing a turbine engine vane
Information processing apparatus and method
Formation of an optical waveguide
  Randomly Featured Patents
Resource allocation to users in slotted code division multiple access systems using beams
Precision height measuring device
Process for preparation of quinacridone solid solutions
Synchronization system of the cine-projector with the sound tape reproducer
Double tire inflation balancer and tire pressure indicator
Dishwasher panel
Apparatus with off-axis light path for characterizing the luminous intensity of lamp
Taper journal bearing for rolls for use in rolling mills
Exhaust emission control device and method for internal combustion engine, and engine control unit