Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Apparatus for controllable delay cell and associated methods
Latch-up free ESD protection
High frequency vertical spring probe
Method for incubating the contents of a receptacle
Architecture, system and method for testing resistive type memory
Memory with separate read and write paths
Devices, systems, and methods for tactile feedback and input
  Randomly Featured Patents
Cutoff machine for tubular elements
Scoreboard and scorecard for softball games
Electrical fault restricting system
Pulse output circuit, shift register, and display device
Modified succinimides as dispersants and detergents and lubricant and fuel compositions containing same
Flexible heat-insulated conduit and method of making same
Radiator-fan system, particularly for buses having rear-mounted engines
Corn flake process and product
Data communication apparatus and method for switching from g3 and compatible mode to ecm mode by inverting protocol message signal
Composite organizer shelf