Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Structural member to be used in apparatus for manufacturing semiconductor or flat display, and method for producing the same
Optical information recording medium and method for manufacturing same
Leash connector
Stud for stud welding
Device and method of examining absorption of infrared radiation
Cell culture surface chemistries
Diagnostic framework for use with application servers and virtual machines
  Randomly Featured Patents
Garment carrier
Photothermal acoustic device
Flip-up apparatus for hood of vehicle
Apparatus for removing pre-placed prosthetic joints
Bra with straps for matching clothing
Expandable cannula
Data control unit
Portable electronic physiological instrument having separable first and second components, and improved mechanical connector therefor
Method and apparatus for enabling a biopsy needle to be observed
Window regulator