Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Method for driving bistable display device
Watch dial
Automated hotfix handling model
Coordinated multi-point transmission in a cellular network
System and method of verification of analog circuits
Methods and systems for managing electronic messages
Imidazo[1,2-B]pyridazine and pyrazolo[1 .5-A]pyrimidine derivatives and their use as protein kinase inhibitors
  Randomly Featured Patents
Dual tumbling barrel plating apparatus
Integrated circuit chip wiring structure with crossover capability and method of manufacturing the same
Line radiation preventing element
Camera base
Collapsible frames for baby carriers
Self-adhesive plaster containing medication
Adjustable motorcycle wheelie device
Complex image player
Image forming apparatus, printer apparatus, facsimile apparatus, and copying machine