Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Power device and method of packaging same
Porous objects having immobilized encapsulated biomolecules
Configuration and incentive in event management environment providing an automated segmentation of consideration
Photoacoustic joulemeter utilizing beam deflection technique
Anti-infective derivatives, method for the production thereof, pharmaceutical compositions containing same and uses of said derivatives in treatment
Trash receptacle
Dynamic web page construction based on determination of client device location
  Randomly Featured Patents
Codon-optimized genes for the production of polyunsaturated fatty acids in oleaginous yeasts
Process for manufacturing d,l-.beta.-benzoylamino-isobutyric acid
Clippable plastic note
Formation of layer having openings produced by utilizing particles deposited under influence of electric field
Fire-resistant computer storage apparatus
Method and apparatus for generating moving picture clip and/or displaying content file list, and recording medium storing program for executing the method
Sealing structures for gas turbine engines
Scoopable dough and products resulting therefrom
Vehicle load weighing system
Fuel preheater with vapor lock prevention means