Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Image forming apparatus having a primary transfer unit, a secondary transfer unit, and a direct transfer unit
Method for sending status information in mobile telecommunications system and receiver of mobile telecommunications
Lipoprotein analysis by differential charged-particle mobility
Scalable security services for multicast in a router having integrated zone-based firewall
AIN buffer N-polar GaN HEMT profile
Carbon dioxide capture system and methods of capturing carbon dioxide
Method and system for reciprocal mixing cancellation of wideband modulated blockers
  Randomly Featured Patents
Recording and reproducing device including a movable unit
Resin, process for preparing the same, and composition comprising the same
Access port
Semiconductor devices and methods to form trenches in semiconductor devices
Holiday light tester
Hydrolytically degradable carbamate derivatives of poly(ethylene glycol)
Optical surface inspection method
Interconnection structure for attaching a semiconductor to substrate
Method of manufacturing an image sensing apparatus in which two members are bonded together
Self contained dental chair with integrated compressor and vacuum pump and methods