Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Method and device for authenticating transmitted user data
Control system of substrate processing apparatus, collecting unit, substrate processing apparatus and control method of the substrate processing apparatus
Optical packet signal transmission device and WDM optical communication network
Electronic device
5-HT.sub.3 receptor modulators, methods of making, and use thereof
Process for preparing MDA via the stage of the aminal
Cycloalkylamine substituted isoquinoline derivatives
  Randomly Featured Patents
Cooking grill
Lithographic apparatus having a substrate support with open cell plastic foam parts
Jacket for a compact disc
L-Aspartyl-aminomalonic acid methyl 2-methylcyclohexyl diester
Method, system, and program for performing conditional program operations
High SRI cementitious systems for colored concrete
Global variable structure in a graphical program
Device and process for measuring the velocity of flow of a fluid using pulse signal generated based on feedback
Sterically hindered 4-amino-piperidine with a low dimer content, its production and use
Circuit for preventing lock-out of high priority requests to a system controller