Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Switchgear operating apparatus and three-phase switchgear
Clock distribution circuit
System and method for logical separation of a server by using client virtualization
Clostridium chauvoei polypeptide, DNA encoding the polypeptide and a vaccine comprising the polypeptide
Semiconductor device having a plurality of elements on one semiconductor substrate and method of manufacturing the same
PCSK9 antagonists
Calcium carbonate granulation
  Randomly Featured Patents
Palm design gazebo
Inactivated respiratory syncytial viral vaccines
Method and apparatus for providing in-memory checkpoint services within a distributed transaction
Copper vapor laser acoustic thermometry system
Single form system and method for molding pre-cast structural wall panels of different sizes for different types of wall systems
Optical disk apparatus and pickup control unit/method
Trapped-key-based locking system for docking station
High assurance encryption system and method
Material orientation and printing apparatus
Bundling fastener