Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Graphical planner
Baseball themed hand clap maraca
Systems and methods for excluding undesirable network transactions
Method and apparatus for using service capability information for user plane location
Relative pose estimation of non-overlapping cameras using the motion of subjects in the camera fields of view
Imaging apparatus having selection unit to select focus detection areas
  Randomly Featured Patents
Perceptual thresholding for gradient-based local edge detection
Insertion-type fluid flowmeter
Arrangement for lifting and lowering or for pulling loads
Shoe upper
Reduction of vertical segregation in a discharge lamp
Liquid crystal display device with spacers facing capacitive element
Temperature sensor
RCA-free adenoviral vector system and propagation method
K-252 compounds
Door bolt lock