Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Semiconductor device having vertical channel
Message transfer apparatus, output method, and computer program product
Light-emitting device package structure
Lighting elements
Detection of code-based malware
3D IC method and device
Reactor core of liquid metal cooled reactor
  Randomly Featured Patents
Method and system for dewatering carboniferous materials using a vaportight pressure chamber
Process for removing sulfur from waste waters containing sulfuric acid
Safety apparatus for an atomic absorption spectrophotometer burner
Modular user interface
Crib with safety locked drop side rail
Novel metal complexes
Extraction of oil from vegetable materials
Method and apparatus for calculating blood pressure of an artery
Putting device
Golf cart