Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Method and structure for image local contrast enhancement
Imaging device, method and computer readable medium
Peptide vectors
Door-activated entry light fixture
Uplink interference mitigation method and apparatus
Nonvolatile semiconductor memory device
Establishing a graphical user interface (`GUI`) theme
  Randomly Featured Patents
Perpendicular magnetic recording write head with trailing shield having notch and throat height defined by nonmagnetic pad layer
Data storage system and method for calibrating same
Adjustable roller skate
Putter with alignment figure
Integrated circuit with improved logic cells
System and method for distributed processing of non-processable elements of a document to be rendered on a client
Narrow-band tunable radio frequency (RF) power amplifiers and related methods
Base structure for a three section type third braking light which can be converted into a triangular failure warning light
Imager system with gain control means
Elements of a wakeboard tower