Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Global codebook for coordinated multi-point processing
Gas flow indicator
Packaging article
In-vehicle communication system and method of operation
Fuel cell module, manufacturing method thereof and unit containing several of the latter
Database caching utilizing asynchronous log-based replication
Isothermal amplification of DNA
  Randomly Featured Patents
Weighted golf club head
Optical waveguide system using electrodeless plasma source lamps
Method of identifying and recording inspection information on personal protective equipment
Gasifier adapted to generate activated carbon
Quick connector with function of verifying complete connection
Method and magnetic resonance apparatus for calibrating coil sensitivities
Ultrasonic transducer
Variable valve lift apparatus
Radio frequency electronic lock