Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Process for improving the hydrolysis of cellulose in high consistency systems using one or more unmixed and mixed hydrolysis reactors
Flexible circuit routing
Cryptographic key split combiner
Traveling vehicle system and self-diagnosis method for the traveling vehicle system
Vacuum cleaner
Circuit device for preventing radiation emission in portable terminal with two cameras
Method of sending CTI messages in a communication system
  Randomly Featured Patents
Measuring weir for measuring flow volume at an overflow
Method of preparing ceramic compositions at lower sintering temperatures
Solution for fast visualization of protein
Method and apparatus for fracturing brittle materials by thermal stressing
Development and maintenance synergy tracker
Titanium diboride-eased composite articles with improved fracture toughness
Automatic clip level adjustment for digital processing
Rotatable radar antenna feed and receiver horn
Indoline compounds
Circuit tester