Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Liquid crystal display wherein the data lines covered by each pixel electrode are supplied with data signals of opposite polarities
Washing machine
Identification of protected content in e-mail messages
Grid computing accounting and statistics management system
Method and apparatus for error correction in MBMS receipt system
Method and system for determining an optimal missile intercept approach direction for correct remote sensor-to-seeker handover
Method and apparatus for controlling cardiac resynchronization therapy using cardiac impedance
  Randomly Featured Patents
Process for the restoration of brake pressure in a motor vehicle with anti-lock brake system
Valve-operating device with breather system in engine
Gear clutch assembly and method for operating a transfix roller and a drum maintenance system
Recyclable article and sheet-like member included therein
Hands-free controlled light operation
Cooling machine
Feed channel for cylindrical workpieces
Slat member and fireproof, heat-insulating slat and rolling door
Chip-on-chip integrated circuit package and method for making the same
Device and method for monitoring a thread wound on a bobbin