Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Preparation of isomerically pure substituted cyclohexanols
Multi-wired antenna for mobile apparatus
Roll of continuous web of optical film laminate and production method therefor
Circuit arrangement having a load transistor and a voltage limiting circuit and method for driving a load transistor
Laboratory spatula
Persistent luminescence nanoparticles used in the form of a diagnosis agent for in vivo optical imaging
Client network device and method for adjusting parameters of client traffic windows based on discovery of other network devices
  Randomly Featured Patents
Olefin-based thermoplastic elastomer and molded product produced therefrom
Optical guide beam steering for projectiles
Method of processing neutral gray color print jobs as monochrome black during billing detection and printing as a neutral gray composite black
Apparatus and method for securing a detachable promotional banner or coupon to a flexible package
Vacuum cleaner
Monitor for packets on a communications network
Imprint lithography with improved substrate/mold separation
Three-way lamp bases and method for making them
Television converter
Process for preparing substituted cyclohexanones