Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Debugging using code analysis
Image processing device, image forming apparatus, and non-transitory computer readable recording medium
Database caching utilizing asynchronous log-based replication
Utility knife
Data transfer operation completion detection circuit and semiconductor memory device provided therewith
System for determining potential lot consolidation during manufacturing
  Randomly Featured Patents
Magazine cartridge loading device
Process for producing an adhesive composition
Semiconductor element with N channel and P region connected only to the channel and liquid crystal display device using the same
Asymmetric benzoxanthene dyes
Instrument case
RAM air turbine
Brain associated inhibitor of tissue-type plasminogen activator
Windshield wiper for an automobile comprising advanced means for articulating the wiper blade on said windshield wiper
Method and system for distributed user profiling