Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Split-ring resonator creating a photonic metamaterial
Potentiometric-sensor chip, potentiometric assay, and assay kit
Vehicle-mounted camera stabilized passively by vibration isolators
System and method for providing a path avoidance feature in a network environment
Automated synchronization of design features in disparate code components using type differencing
Method of forming solderable side-surface terminals of quad no-lead frame (QFN) integrated circuit packages
HYR1 as a target for active and passive immunization against Candida
  Randomly Featured Patents
Method of selecting items and functions by displaying a specific icon, and device implementing the method
Probe for an ultrasonic diagnosis apparatus
Method of making padded straps for garments
Apparatus and methods for updating stale link state packets and routing table entries
Block coding into 24 coordinates and detection of transmitted signals
Digital to analog interface conversion circuit
Succinimide derivatives and processes for their preparation
Alarm device with a condition sensor element
Sheet cutter
Electrical fly-by-wire system for operating an aircraft rudder