Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Insulin derivative
Plants and seeds of hybrid corn variety CH817100
System for highlighting targets on head up displays with near focus plane
Preservation of liquid foods
Systems and methods for generating customized user interfaces
Chip on film (COF) package having test line for testing electrical function of chip and method for manufacturing same
Signal generator
  Randomly Featured Patents
Shaft of a marking device
Pyrimidine derivatives and their use as fungicidal agents
Dual use materials transport vehicle with belly-dumping and improved end-dumping capabilities and method of construction
Feed composition containing Bifidobacterium CNCM 1-2168 capable of preventing diarrhea
Vertical motion detector
Hose coupler
Mesh with protection channel access (MPCA)
Exposure apparatus, exposure method and semiconductor device production method
Process and apparatus for incinerating waste
Circuit for contractless device having active and passive send modes