Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Intermediate film for laminated glasses, and laminated glass
Summarization of short comments
Etching apparatus and methods
Adaptive frame scanning scheme for pulsed X-ray imaging
Mobile target system
Mono-body defibrillation probe
  Randomly Featured Patents
Poly-N,N-hydroxyalkylamides of polybasic carboxylic acids and a process for the production thereof
Breathing apparatus for an aircrew member
Mechanically adjustable electric outlet device
Field correction of overlay error
Tubular noodle fishing float with visibility marker holders
Fuel injection system and control valve for multi-cylinder engines
Thermal transfer image forming method, and combination of thermal transfer members used therein
Container inspection apparatus
Knuckle hub assembly and method for making same
Fluid distribution cell module