Resources Contact Us Home
On chip timing adjustment in multi-channel fast data transfer

Image Number 6 for United States Patent #8122395.

A method and structure for an apparatus for maintaining signal integrity between integrated circuits residing on a printed circuit board. The apparatus has adjustable delay circuitry within the circuits and the adjustable delay circuitry adjusts the timing of signals processed within the circuit. A phase monitor connects to the circuits. The phase monitor detects phase differences between signals output by the circuits. A controller connected to the delay circuitry, the phase monitor, and the controller adjust the delay circuitry to compensate for the phase differences.

  Recently Added Patents
Badge or pin
Preparation and use of meristematic cells belonging to the Dendrobium phalaenopsis, Ansellia, Polyrrhiza, Vanilla, Cattleya and Vanda genera with high content of phenylpropanoids, hydrosoluble
Markers of acute myeloid leukemia stem cells
Image forming system, printing control method, and program
Playback device, playback method, and computer program
Method to quantify siRNAs, miRNAs and polymorphic miRNAs
Single-lens reflex digital camera which displays an image for live view
  Randomly Featured Patents
Insertion system
Electric contact materials, production methods thereof and electric contacts used these
Low-voltage high-performance dual-feedback dynamic sense amplifier
Miniaturized column chromatography separation apparatus and method of assaying biomolecules employing the same
Driving method of liquid discharge head and liquid discharge apparatus
Implantation at elevated temperatures for amorphization re-crystallization of Si1-xGex films on silicon substrates
Wheelchair with anti-tip assembly
Method of producing a carrier for a plurality of radioactive samples
Press brake back gauge finger
Smooth edge recessed solid ink pellet