Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Onium salt-containing polymer
System and method for text input with a multi-touch screen
Linear book scanner
Architectural panel with Tarwe and grass
Transferring a document
Antibodies to Clostridium difficile toxins
Electronic system with vertical intermetallic compound
  Randomly Featured Patents
Heat generating expander for heat pump systems
Self-contained solar heating system module
Digitizer stylus having side switch
Cop stationery tab
Printed circuit board
Dynamic cache queue allocation based on destination availability
Optical disk apparatus and seek control method
Mobile flax decorticator
Method and apparatus for preserving loop fairness with dynamic half-duplex
Derivatives of 6-aminopenicillanic acid