Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Write-leveling implementation in programmable logic devices










Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.








 
 
  Recently Added Patents
Power feeding method to an antenna
Method of partitioning a database
Illumination device
Methods and systems for determining an offset term for a synthesizer signal, and methods and systems for producing a phase-corrected digital signal
Image forming apparatus and method for double-sided printing
Electric drive axle configuration
Electrical switching apparatus, and racking assembly and secondary disconnect assembly therefor
  Randomly Featured Patents
Control of dual stage turbocharging
Method for the post-injection of hydrocarbon-, alcohol- and/or reducing-agent-type regeneration solution (e.g. diesel fuel and/or urea and/or ammoniacal solution) for the regeneration of diese
Information guidance system
Magnetic racetrack memory device including write-back loop
Illumination apparatus, image reading apparatus, and image forming apparatus
EXTENDED INSULATED HOT HEAD PISTON WITH EXTENDED INSULATED HOT CYLINDER WALLS
Hair conditioning
Data transfer control method and system, data transfer control program file, and file storage medium
Liquid crystal display having compensation circuit for reducing gate delay
Development tools for animated character rigging