Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Apparatus for focus beam analysis of high power lasers
Fuel cell system, and electric vehicle equipped with the fuel cell system
Surround sound effects provided by cell phones
Performing failover for a plurality of different types of videoconferencing devices
Peptide vectors
Method of fabricating a solar cell with a tunnel dielectric layer
Multi-contoured yoga support
  Randomly Featured Patents
Vehicle accident analyzing apparatus
Method for making metal oxides
Dual fiber bragg grating strain sensor system
Method and system for journaling electronic messages
Apparatus and method for continuous high-volume steam cooking
Umbrella support
Cap for an ampoule of an injection unit
Circuit module
Locking box
Helix coupling