Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Method and apparatus for filter-less class D audio amplifier EMI reduction
Flash memory apparatus and method for generating read voltage thereof
Press nut
Vehicle seating system and method for reducing fatigue with changing actuator movement
Image forming device
Data security for dynamic random access memory using body bias to clear data at power-up
Method for using extended security system, extended security system and devices
  Randomly Featured Patents
Small barrier with local spinning
Nitric oxide-releasing molecules
Graphics display support stand
Footwear device with scrolling light emitting diode display
Method of playing a card game for a casino
Rolling guide unit and its production process
Telescopic chute for a mixer truck
Fluid passage layout for integrated motorcycle brake and suspension system
Clutch mechanism for manual roller door operation
Folder sheets with reinforced holes, method and apparatus of making same