Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Pet fish burial pod
Color stable manganese-doped phosphors
Defensin polynucleotides and methods of use
Plant disease control composition and its use
Mode detection for DVB receiver
Protein purification
Air filter
  Randomly Featured Patents
Method for manufacturing a gallium nitride group compound semiconductor
Superconductor magnetic resonance imaging system and method (super-MRI)
Printhead and printing apparatus
Light emitting device and method of manufacturing the same
Combined bottle and cap
Programmable mode register for use in synchronized memory device
Washable scrubbing mop head and kit
Method and apparatus for burning nitrogen-containing fuels
Generator for bicycle and a light system using the same
Dodecahedron die with musical pitches