Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Compounds, compositions and methods for reducing lipid levels
Method and system for delivering and executing virtual container on logical partition of target computing device
Fine grain voltage scaling of back biasing
Adding value to a rendered document
Method and device for the detection of defects or correction of defects in machines
Real-image zoom viewfinder and imaging apparatus
  Randomly Featured Patents
Fluid filter element
Water-saving tank construction, attachment and method for flush toilets
Certain 2-(2-chloro-3-alkoxy-4-substituted benzoyl)-5-methyl-5-1,3-cyclohexanediones as herbicides
Gemini surfactants, process of manufacture and use as multifunctional corrosion inhibitors
Process for preparing urethane compound for medical instruments
Method of making a thermoplastic receptacle having improved high temperature seal
Connecting device
Handle device for refrigerator door
Test instrument for optical fiber connectors