Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Advocate for facilitating verification for the online presence of an entity
Memory circuit and method of forming the same using reduced mask steps
Imaging apparatus for calculating a histogram to adjust color balance
Peer to peer (P2P) missing fields and field valuation feedback
Laminar library screen
Surfcraft fin
Ionic compound, anti-static pressure-sensitive adhesive and polarizer comprising the same
  Randomly Featured Patents
Extruded zipper having combination stabilizing and differential opening means
Footwear outsole lug
Olefin polymerization catalyst component
Method for evaluating antiallergic substances
Wheel cover
Straddle-type vehicle
Spread-style coupler with supplemental lock system
Manufacture of Portland cement using spent claus catalyst
Electro rheological fluid
Digital signal recording and reproducing system having an interface for dubbing a color television signal in the component form