Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Single-chain variable fragment (scFv) able to recognize and bind CD99 human protein
Centralized behavioral information system
Compression molding method and reinforced thermoplastic parts molded thereby
Apparatus for electrographic printing or copying
Method and apparatus for the prevention of a service degradation attack
Method and system for detecting target objects
Blue box
  Randomly Featured Patents
Watch casing and bezel
Radio wave lens antenna
Endoscope, endoscope system, and switching circuit member for endoscope
Semiconductor device having shared contact and fabrication method thereof
Carboxymethyl cellulose from thermotoga maritima
Porous film, process for producing the same, and use of the same
Method and system for detecting leaks in a plugged honeycomb structure
Tiltable back traction table having adjustable balance point and bumper
Single sided sensor for glide height testing