Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Write-leveling implementation in programmable logic devices










Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.








 
 
  Recently Added Patents
Produce container and lid assembly
Cake knife handle
Security authentication method, apparatus, and system
Retransmission and retransmission request in data communication systems
Clip
MiR 204, miR 211, their anti-miRs, and therapeutic uses of same
Myoglobin blooming agents, films, packages and methods for packaging
  Randomly Featured Patents
Real-time digital audio compression/decompression system
Non-contact IC tag
Silver halide light-sensitive element
Office system comprising linkable desk and storage units
Method and apparatus for motion vector concealment
Credit score simulation
HIV protease inhibitors
Interconnecting method for semiconductor device
Butterfly valve
Stable, ingestable and absorbable NADH and NADPH therapeutic compositions