Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Optimized control of an energy supplying system and an energy consuming system
Imidazole-5-carboxylic acid derivatives, the preparation method therefor and the uses thereof
Systems and methods to provide communication history for communication devices
Systems and methods for generating customized user interfaces
Data driver and liquid crystal display device using the same
Scoring records for sorting by user-specific weights based on relative importance
  Randomly Featured Patents
Semiconductor device and methods for fabricating same
RFID passive repeater system and apparatus
Hub nut fastener for mounting wheel
Fluid pressure operated reciprocating conveyor
Vacuum cleaner with a plurality of cyclonic cleaning stages
Triangular piezoelectric lighter head
Combined vehicle rear view mirror and television
Method for lathing a lens
RFID tags with synchronous power rectifier
Automatic cut sheet feeder for a computer printer