Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Oral care implement accessory
Discovery, analysis, and visualization of dependencies
Fixing device and image forming apparatus
Nickel-cobalt-manganese multi-element lithium ion battery cathode material with dopants and its methods of preparation
Fuel cell system with mechanical check valve
Integrated multi-sat LNB and frequency translation module
Assembly for providing an aligned stack of two or more modules and a lithography system or a microscopy system comprising such an assembly
  Randomly Featured Patents
Assembly for beverage preparing machine containing a boiler
Sanitary fitting, especially kitchen faucet
Clothes hanger body
Energy absorber with crash cans
Reagent for determining (1.fwdarw.3)-.beta.-D-glucan
Arm for a mounting unit for audio/visual devices or the like
Method and apparatus for selective message service blocking
Downhole surge tools
Flash fixing apparatus
Non-racking panel display device