Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Method and system to generate finite state grammars using sample phrases
Peer-to-peer method of deploying and managing executable code and associated plug-ins
Modular authoring and visualization of rules using trees
System and method for seamlessly increasing download throughput
Processing color and panchromatic pixels
Digital broadcasting system and method of processing data
Drive coil, measurement probe comprising the drive coil and methods utilizing the measurement probe
  Randomly Featured Patents
Steering angle ratio control system and method
PWM signal output circuit
Method of removing an unwanted impurity from an aqueous material
Meeting lobby for web conferencing
Wash arm and method and apparatus for forming the same
Look-ahead delta sigma modulator having an infinite impulse response filter with multiple look-ahead outputs
Thin flexible liquid crystal display
Waste water heat recovering unit and dishwashing machine
Strapping machine with pivoting weld blade
Card holder