Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Catecholic butanes and use thereof for cancer therapy
Field emission cathode structure
Request routing based on class
Event handling in an integrated execution environment
Guitar strap attachment means
Fusing apparatus and image forming apparatus provided with the same, and heating apparatus
Digital broadcasting system and method of processing data in digital broadcasting system
  Randomly Featured Patents
Assessing metal stack integrity in sophisticated semiconductor devices by mechanically stressing die contacts
Low-latency interleaving for low-density parity-check (LDPC) coding
Circuit package and method of plating the same
HBT with semiconductor ballasting
Shoe upper
Liquid crystal display device
Electromechanical shifter apparatus for subsurface well flow control
Automated flowback and information system
Process and device for producing sausage skins and sausage skin produced thereby
Lighting device and light emitting module for the same