Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Plants and seeds of corn variety CV335662
Using rule induction to identify emerging trends in unstructured text streams
Paging of a user equipment (UE) within a wireless communications system
Double patterning method using tilt-angle deposition
Information distribution system, information distributing method, node, and recording medium
Telecommunications system and method
  Randomly Featured Patents
Toy game
Laser-ablatable elements and methods of use
Aromatic polyimide film
Monitoring, identification, and selection of audio signal poles with characteristic behaviors, for separation and synthesis of signal contributions
Document information retrieval using global word co-occurrence patterns
Retinal prosthesis with separate central electrode array and peripheral electrode array
Switch mode power supply controller with feedback signal decay sensing
Gentamicin assay and products therefor
Membrane switch with means for preventing contamination of the interior thereof