Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Image processing device
Image rotation from local motion estimates
Pair of advertising panels affixed to the entry portion of a shopping cart corral
Selecting security offerings
Retinal prosthesis techniques
Data compression for reducing storage requirements in a database system
GNSS signal processing methods and apparatus with tracking interruption
  Randomly Featured Patents
Inertial sensor and fabrication method of inertial sensor
Telephone handset/acoustic coupler adapter
Heat recovering fan
Removing water from fluorinated alcohols employing a tetrahydrocarbylammonium hydroxide
Glycosylation of exo-glycals
Ceramic components, ceramic component systems, and ceramic armour systems
Printing medium and use thereof
Plow disc blade decorative article
Pipelined processor method and circuit with interleaving of iterative operations
Packing container