Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Adaptive switch mode LED system
Method for production of a thermoelectric apparatus
Pixel structure of organic light emitting device
5-HT.sub.3 receptor modulators, methods of making, and use thereof
Method and apparatus for band switching in wireless local access network
Systems and methods for reducing narrow bandwidth interference contained in broad bandwidth signals
Methods and apparatus for address translation functions
  Randomly Featured Patents
Isochronous system using certified drivers to ensure system stability
Method for detecting West Nile Virus nucleic acids in the 3' non-coding region
Method and apparatus for compression of data on storage units using devices inside a storage area network fabric
Process for making a tunnel and advancing a tunneling read with a wall-supporting shield
Method for producing a shaft for compressors
Amphibious aircraft
Lens barrier device for camera
Fluorescent thermal imaging using rare-earth chelate films
Analyte monitoring device and methods of use