Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Modified binding proteins inhibiting the VEGF-A receptor interaction
Image display device and method of changing first EDID with second EDID wherein the second EDID information is compatible with image display device
Hepodxilin analog enantiomers
Media identification system with fingerprint database balanced according to search loads
Web development environment that enables a developer to interact with run-time output presentation of a page
Side portion of a circular saw blade
Managing device functionality during predetermined conditions
  Randomly Featured Patents
Method and system for repairing a redundant array of disk drives
Chair frame
Wavelength allocation in regional access network with optical add-drop multiplexers
Sonar circumferential flow conditioner
Human/machine interface for computing devices
Toy airplane
Helmet system
Tagball game
Method and system to remove cytokine inhibitors in patients
Endoscope shape detecting apparatus