Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Battery loading and unloading mechanism
Identification of protected content in e-mail messages
Control method of LPI lamp for LPI vehicle and logic therefor
Monitoring device, monitoring method and non-transitory computer readable medium
Coating composition, and a process for producing the same
Stacked type semiconductor memory device and chip selection circuit
Antenna array system
  Randomly Featured Patents
Pump with disk-shaped piston for liquid or gaseous fluids
Adaptive estimation of phase or delay for both leading and lagging phase shifts
Coupling assembly with a core unit therein
Athletic glove
Safety strip and mount
Load based cache control for satellite based CPUs
Microwave delay assembly
Corner protectors
Mareks' disease virus vaccine
Thermoplastic food casing