Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Wire guide
Method and apparatus for transcoding and transrating in distributed video systems
Motor and disk drive apparatus
Method and device for managing a turning setpoint applied to at least one turning actuator for the rear wheels of an automobile
Digital signal processing apparatus, liquid crystal display apparatus, digital signal processing method and computer program
Securing information by hiding identity on a computing device
Adaptive frame scanning scheme for pulsed X-ray imaging
  Randomly Featured Patents
Heart shape pillow
Image processing for reproducing code image from original information
Holder for a portable electronic device
Bath tub
Process for manufacturing a high modulus poly-p-phenylene terephthalamide fiber
Drum for washing machine
Process for the liquid phase oxidation of toluene to benzaldehyde
Apparatus for processing wafer-shaped substrates
Inter-autonomous-system virtual private network with autodiscovery and connection signaling