Resources Contact Us Home
Write-leveling implementation in programmable logic devices

Image Number 7 for United States Patent #8122275.

Circuits, methods, and apparatus for memory interfaces that compensate for skew between a clock signal and DQ/DQS signals that may be caused by a fly-by routing topology. The skew is compensated by clocking the DQ/DQS signals with a phase delayed clock signal, where the phase delay has been calibrated. In one example calibration routine, a clock signal is provided to a receiving device. A DQ/DQS signal is also provided and the timing of their reception compared. A delay of the DQ/DQS signal is changed incrementally until the DQ/DQS signal is aligned with the clock signal at the receiving device. This delay is then used during device operation to delay a signal that clocks registers providing the DQ/DQS signals. Each DQ/DQS group can be aligned to the clock, or the DQS and DQ signals in a group may be independently aligned to the clock at the receiving device.

  Recently Added Patents
Radiotherapy system
Display screen or portion thereof with graphical user interface
Seal side segment
Power trigger sprayer
Feedwater temperature control methods and systems
Suspension clamp for clamping a disk drive suspension to an actuator arm
Enhanced face recognition in video
  Randomly Featured Patents
Methods for promoting wound healing and treating transplant-associated vasculopathy
Isotopic separation
Arrangement in a radar system for correction of phase and amplitude errors in a video signal
Mutants of human fibroblast growth factor having increased stability and/or mitogenic potency
Method and system for testing memory
Measuring tape
Sling-traverse device for massive object lifting system
Method and system for selecting a healthcare provider with minimal office wait times
Method for differentiation of substances