Resources Contact Us Home
Method and system for reconfigurable memory-based permutation implementation

Image Number 7 for United States Patent #8122190.

Memory-based permutation methods and systems are provided for the permutation of data. The memory-based permutation methods and systems provide flexibility and reconfigurability while reducing size and increasing speed. They provide the ability to program a memory, such as a Random Access Memory (RAM), to implement a permutation of source data. The RAM may be reprogrammed to change the permutation pattern thereby providing the flexibility to implement any pattern of permutation from source data to output data and the reconfigurability to change that implementation as desired. Also, the size of the RAM is greatly reduced, and as the input and output data width and number of input and output data bits increase, the size and complexity of the RAM does not increase greatly or exponentially, as with typical conventional systems.

  Recently Added Patents
Fuel injector provided with a metering servovalve of a balanced type for an internal-combustion engine
Welding arc termination method and system
Tissue roll holder
Autofocus device for microscopy
Device, system and method of transferring a wireless communication session between wireless communication frequency bands
Adjustable gain audio power amplifying circuit
Solenoid with armature having frontal recess
  Randomly Featured Patents
Multi level jitter pre-compensation logic circuit for high speed data links
Shaft seal structure and turbine
Shielded stackable connector assembly
Method and system for interactively transmitting multimedia information over a network which requires a reduced bandwidth
Heat removal in SOI devices using a buried oxide layer/conductive layer combination
Temperature compensated depth gauge for scuba diving
Method of and system for tracing monochromatically contrasting pattern
Underchair pet rest
Battery pack with a discharge control mechanism
Integrating analog-to-digital converter having digitally-derived offset error compensation and bipolar operation without zero discontinuity