Resources Contact Us Home
Video encoding and decoding using parallel processors

Image Number 3 for United States Patent #8121197.

A method is disclosed for the decoding and encoding of a block-based video bit-stream such as MPEG2, H.264-AVC, VC1, or VP6 using a system containing one or more high speed sequential processors, a homogenous array of software configurable general purpose parallel processors, and a high speed memory system to transfer data between processors or processor sets. This disclosure includes a method for load balancing between the two sets of processors.

  Recently Added Patents
Polyester resin for toner, electrostatic charge image developing toner, electrostatic charge image developer, toner cartridge, process cartridge, image forming apparatus, and image forming met
Event handling in an integrated execution environment
Method and apparatus for connecting signal lines of multiple layers to certain contacts while preventing connections with other contacts
Method and system for monitoring service quality in a mobile node
Arbitration circuit to arbitrate conflict between read/write command and scan command and display driver integrated circuit having the same
Semiconductor power amplifier
Buck converter having reduced ripple under a light load
  Randomly Featured Patents
Process for mixing cracking catalyst with a fluid hydrocarbon
Validating encrypted archive keys with MAC value
Method for producing 5-aminolevulinic acid hydrochloride
Thermosetting polyurethane material for a golf ball cover
Sending related information to indirect email recipients
Methods of forming layers comprising epitaxial silicon
Method and apparatus for encasing sausages or the like
Identification applique
Checkout assembly having dual bagging station
Digital photolithography system for making smooth diagonal components