Resources Contact Us Home
Video encoding and decoding using parallel processors

Image Number 3 for United States Patent #8121197.

A method is disclosed for the decoding and encoding of a block-based video bit-stream such as MPEG2, H.264-AVC, VC1, or VP6 using a system containing one or more high speed sequential processors, a homogenous array of software configurable general purpose parallel processors, and a high speed memory system to transfer data between processors or processor sets. This disclosure includes a method for load balancing between the two sets of processors.

  Recently Added Patents
System for and method of providing single sign-on (SSO) capability in an application publishing environment
Semiconductor device with hetero-junction bodies
Floor standing rack
Simulation tool for air traffic communications security
Automatic fixup of network configuration on system image move
Die packages and systems having the die packages
Mesa-shaped piezoelectric resonator element
  Randomly Featured Patents
Hand vacuum nozzle and housing
Apparatus and method for improved thermal coupling of a semiconductor package to a cooling plate and increased electrical coupling of package leads on more than one side of the package to a ci
Apparatus for controlling valve timing of engine
Local bus - I/O Bus Computer Architecture
Method and apparatus for providing navigational services in a wireless communication device
Lock box for electrical connectors
Call identification display system
Direct n-acylation of amino acids
Process for the selective dimerization of isobutene