Resources Contact Us Home
Video encoding and decoding using parallel processors

Image Number 3 for United States Patent #8121197.

A method is disclosed for the decoding and encoding of a block-based video bit-stream such as MPEG2, H.264-AVC, VC1, or VP6 using a system containing one or more high speed sequential processors, a homogenous array of software configurable general purpose parallel processors, and a high speed memory system to transfer data between processors or processor sets. This disclosure includes a method for load balancing between the two sets of processors.

  Recently Added Patents
Multilayered material sheet and process for its preparation
Thin film switch and press key/keyboard using the same
Control unit including a computing device and a peripheral module which are interconnected via a serial multiwire bus
Wall flow type exhaust gas purification filter
Asset control in location tracking system
Serial transmission system including transmitter apparatus and receiver apparatus, for use in transmission of AV data
Technique for effectively providing program material in a cable television system
  Randomly Featured Patents
Telescoping fiberglass utility pole
Adaptive non-restoring integer divide apparatus with integrated overflow detect
Zoom lens apparatus with a piezoelectrically driven moveable platform
Razor with removably mounted pivotal cartridge
Serial resin mixing devices
Electronic musical instrument with help function
Auxiliary operating device for an electromechanical switching device
Process and a system for digital modulation
Alkaline earth metal containing small pore non-zeolitic molecular sieve catalysts