Resources Contact Us Home
Video encoding and decoding using parallel processors

Image Number 3 for United States Patent #8121197.

A method is disclosed for the decoding and encoding of a block-based video bit-stream such as MPEG2, H.264-AVC, VC1, or VP6 using a system containing one or more high speed sequential processors, a homogenous array of software configurable general purpose parallel processors, and a high speed memory system to transfer data between processors or processor sets. This disclosure includes a method for load balancing between the two sets of processors.

  Recently Added Patents
Systems and methods for identifying similar documents
Position and orientation measurement apparatus, position and orientation measurement method, and storage medium
Systems and methods to provide report part via a web service
Inhibitor of casein kinase 1delta and casein kinase 1E
Charging member, electrophotographic apparatus, and process cartridge
Reframing circuitry with virtual container drop and insert functionality to support circuit emulation protocols
Decentralized processing network
  Randomly Featured Patents
Absorbable gastric restriction devices and methods
Production of lipidated proteins in E. coli
Inhibitors of the JNK signal transduction pathway and methods of use
Fiber optic continuous true time-delay modulator
Protective plate for an automobile locking mechanism
Distributed wireless architecture using microcast
Components having means for keyed interconnectability
Optomechanical platform
Session management apparatus, communication system, and session clear-out method
Data recording method and data reproducing apparatus with contiguous data recording