Resources Contact Us Home
Video encoding and decoding using parallel processors

Image Number 3 for United States Patent #8121197.

A method is disclosed for the decoding and encoding of a block-based video bit-stream such as MPEG2, H.264-AVC, VC1, or VP6 using a system containing one or more high speed sequential processors, a homogenous array of software configurable general purpose parallel processors, and a high speed memory system to transfer data between processors or processor sets. This disclosure includes a method for load balancing between the two sets of processors.

  Recently Added Patents
LED driving circuit, LED illumination appliance, LED illuminator, and LED illumination system
Dynamically reconfigurable systolic array accelorators
Method of controlling mechanical mechanisms of optical storage apparatus for peak power/current reduction, and related optical storage apparatus and machine-readable medium
Flame-retardant polyamide composition
Dot templates for object detection in images
Method and system for simulating superimposition of a non-linearly stretchable object upon a base object using representative images
Method for computing an energy efficient route
  Randomly Featured Patents
Lawnmower ignition shut-off switch
Motion detector with two-sided PIR sensor in reflective arrangement
Method of increasing creatine supply depot
Edge emission type electroluminescent (EL) printer
Dry sprinkler
Management of indexed registers in a system on a chip
Video games accessory
Rescue water craft
Method and apparatus for closing a powered closure of a vehicle