Resources Contact Us Home
Video encoding and decoding using parallel processors

Image Number 3 for United States Patent #8121197.

A method is disclosed for the decoding and encoding of a block-based video bit-stream such as MPEG2, H.264-AVC, VC1, or VP6 using a system containing one or more high speed sequential processors, a homogenous array of software configurable general purpose parallel processors, and a high speed memory system to transfer data between processors or processor sets. This disclosure includes a method for load balancing between the two sets of processors.

  Recently Added Patents
Tricyclic inhibitors of kinases
Method of driving stereoscopic display apparatus and stereoscopic display apparatus
Molded surface of a concrete product
Integrated circuit testing with power collapsed
Gathering user feedback in web applications
Dynamically reconfigurable systolic array accelorators
Battery pack with connecting device
  Randomly Featured Patents
Crossover network for optimizing efficiency and improving response of loudspeaker system
Spa shell
Apparatus and method for receiving multiple data streams
Method and device for producing a metallic or ceramic body
Centrifugal dryer
Process for producing an H2-CO gas mixture
Anthracycline glycosides, their preparation and use
Digitizing scanning apparatus
Pin lock for tilt sash lock shoe