Resources Contact Us Home
Video encoding and decoding using parallel processors

Image Number 3 for United States Patent #8121197.

A method is disclosed for the decoding and encoding of a block-based video bit-stream such as MPEG2, H.264-AVC, VC1, or VP6 using a system containing one or more high speed sequential processors, a homogenous array of software configurable general purpose parallel processors, and a high speed memory system to transfer data between processors or processor sets. This disclosure includes a method for load balancing between the two sets of processors.

  Recently Added Patents
Method for conductivity control of (Al,In,Ga,B)N
Voltage regulator structure that is operationally stable for both low and high capacitive loads
Test method for inspection device, particularly for label seating inspection device
Vehicle having power supply apparatus
Method and system for shared high speed cache in SAS switches
Memory controller including a hardware compression and decompression engine for managing system memory and graphical operations
Display control device, display control method, and touchpad input system
  Randomly Featured Patents
Method and apparatus for correcting spinal deformity
Drum lug
Fuel heating apparatus
Method and apparatus for monitoring the flow of liquid and the like
Apparatus and methods for stimulating revascularization and/or tissue growth
Bright and compact optical-compensation type zoom lens system
Exchange-based NMR imaging and spectroscopy of hyperpolarized xenon-129
Automatically resetting protection arrangement for a telephone subscriber line interface circuit
RF wireless device including an infrared beacon for presence detection
Device for the extemporary preparation of beverages