Resources Contact Us Home
Video encoding and decoding using parallel processors

Image Number 3 for United States Patent #8121197.

A method is disclosed for the decoding and encoding of a block-based video bit-stream such as MPEG2, H.264-AVC, VC1, or VP6 using a system containing one or more high speed sequential processors, a homogenous array of software configurable general purpose parallel processors, and a high speed memory system to transfer data between processors or processor sets. This disclosure includes a method for load balancing between the two sets of processors.

  Recently Added Patents
Opioid-nornicotine codrugs combinations for pain management
Radio frequency power delivery system
Electronic device
Systems and methods for flow mirroring with network-scoped connection-oriented sink
Transport of multiple asynchronous data streams using higher order modulation
Cleaning device, and image forming apparatus, process cartridge, and intermediate transfer unit each including the cleaning device
Circuit arrangement having a load transistor and a voltage limiting circuit and method for driving a load transistor
  Randomly Featured Patents
Method and apparatus for facilitating the providing of content
Horizontal power band saw
Bicycle frame construction
Reclosable package
Variable multilinear models for facial synthesis
Arrangement for improving the operational performance of cement mixing truck
Hat with brim light
Method of fabricating a ferroelectric stacked memory cell
Interlace printing process
Apparatus for supplying overdriving signal