Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Quantum cascade laser: bias-neutral design










Image Number 10 for United States Patent #8121164.

A quantum cascade laser (QCL) having a bias-neutral design and a semiconductor with multiple layers of Al.sub.xIn.sub.1-xAs/In.sub.yGa.sub.1-yAs. The first active region barrier has a thickness of less than fourteen angstroms, and the second active region barrier has a thickness of less than eleven angstroms. The lower active region wavefunction overlaps with each of the injector level wavefunctions. Also, the laser transition is vertical at a bias close to roll-over. The injector level 3' is above a lower laser level 3, the injector level 2' is below the lower laser level 3, and the active region level 2 is confined to the active region. The lower laser level 3 is separated from the active region level 2 by the energy of the LO phonon. The remaining active region states and the remaining injector states are either above the lower laser level 3 or significantly below the active region level 2.








 
 
  Recently Added Patents
System and method for self service marketing research
Opioid-ketamine and norketamine codrug combinations for pain management
Method for driving electrophoretic display device, electrophoretic display device, and electronic device
Device and method for quantizing and inverse quantizing LPC filters in a super-frame
Generation of interpolated samples for decision based decoding
Enterprise seamless mobility
Combination immunotherapy for the treatment of cancer
  Randomly Featured Patents
Hot and cold digit pack
Semiconductor device and method of manufacturing the same
Lock construction
Method for producing a vertical MOS-transistor
Divided dish
Antisense modulation of interleukin 12 p35 subunit expression
Cooking oven for bread, patisserie and pastries or similar
Ion implantation apparatus for semiconductor manufacture
Methods to identify soybean aphid resistant quantitative trait loci in soybean and compositions thereof
System and method for arbitration of a plurality of processing modules