Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Preservation circuit and methods to maintain values representing data in one or more layers of memory










Image Number 3 for United States Patent #8120945.

Circuitry and methods for restoring data in memory are disclosed. The memory may include at least one layer of a non-volatile two-terminal cross-point array that includes a plurality of two-terminal memory elements that store data as a plurality of conductivity profiles and retain stored data in the absence of power. Over a period of time, logic values indicative of the stored data may drift such that if the logic values are not restored, the stored data may become corrupted. At least a portion of each memory may have data rewritten or restored by circuitry electrically coupled with the memory. Other circuitry may be used to determine a schedule for performing restore operations to the memory and the restore operations may be triggered by an internal or an external signal or event. The circuitry may be positioned in a logic layer and the memory may be fabricated over the logic layer.








 
 
  Recently Added Patents
Electronic device assemblies
Substituted indolo 4,3 FG quinolines useful for treating migraine
System and method for broadcasting rich media to devices over multiple carriers
Graphical planner
Method for implementing dynamic pseudorandom keyboard remapping
Compositions substantially free of sodium chloride and methods for the storage of red blood cells
Interest point detection
  Randomly Featured Patents
Electrical cooking apparatus with a vapour condensation device
Detergent compositions containing selected mid-chain branched surfactants
Pixel structure and liquid crystal display panel
Doppler-aided positioning, navigation, and timing using broadcast television signals
Fuel cell integrated humidification
Antireflection film and method for manufacturing the same
Electric guitar
Apparatus for continuously drying and shrinking lengths of textile material
Substrate having single patterned metal layer exposing patterned dielectric layer, chip package structure including the substrate, and manufacturing methods thereof
Computer, its processing method, and computer system