Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Statistical information collection from one or more device(s) in storage communication with a computing platform
Nonvolatile memory device
System and method for updating firmware
Organic light emitting display device and method of manufacturing the same
Synthesizing VHDL multiple wait FSMS into RT level FSMS by preprocessing
Burner grate
  Randomly Featured Patents
High porosity thermally shock resistant ceramic structures
Humanized anti-TNF.alpha. antibodies
Method for applying to a support multiple articles held in protective elements
Apparatus and method for removing tobacco shreds from a cigarette filter
Diamino disulfide curatives for polyurethanes
Video camera apparatus including programmable timing generation circuit
Background field magnet for image generating devices using nuclear spin resonance
Hair roller
Method for manufacturing a wiring board
Ranker selection for statistical natural language processing