Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Toy vehicle housing
Method for determining an object class of an object, from which light is emitted and/or reflected to a vehicle
Process for the preparation of morphinane analogues
Semiconductor device and manufacturing method thereof
Method and apparatus for management and analysis of services in VoIP networks
Systems and methods for dissipating an electric charge while insulating a structure
Photoconductor cartridge
  Randomly Featured Patents
Process for granulating lead chromate-containing pigments
Ceramic pigments
DRAM control device of a CD graphics decoder
Conveyor system with an overhead load carrier
Method of forming a high surface area interconnection structure
Spring clip
Method and system for generating and displaying an interactive dynamic view of bi-directional impact analysis results for multiply connected objects
Electrically erasable programmable read only memory (EEPROM) cell
Keel for a waterfowl decoy