Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Method and apparatus for predicting object properties and events using similarity-based information retrieval and modeling
Methods and compositions to treat and detect misfolded-SOD1 mediated diseases
Biphotonic photosensitizers, nanoparticles containing the same and their use as drugs
Noise suppression in speech signals
Method for manufacturing a substrate for a display device
Method and system for tracking mobile electronic devices while conserving cellular network resources
Vehicle control system
  Randomly Featured Patents
Modular connector assembly having removable contacts
Foam impregnating apparatus
Method for forming film
Wall-mount caddy
Chemical sensors for detecting volatile organic compounds and methods of use
Vertical fin LED lamp fixture
System for controlling regeneration of an adsorber
Muzzle brake for firearms
Smart card, smart card module, and a method for production of a smart card module
Method and apparatus for managing behavior of memory devices