Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Insulated container sleeve
Substituted indolo 4,3 FG quinolines useful for treating migraine
Asynchronous loading of scripts in web pages
Method of fabricating CIGS by selenization at high temperature
SRB enhancement on HS-DSCH during cell change
Display apparatus and control method thereof
5-HT.sub.3 receptor modulators, methods of making, and use thereof
  Randomly Featured Patents
Sample and hold circuit, multiplying D/A converter having the same, and A/D converter having the same
Calibration system, target apparatus and calibration method
Method of making low leakage shallow junction IGFET devices
Plaster backing panel for ventilated curtain wall system
Dynamic delegation chain for runtime adaptation of a code unit to an environment
Sanitary cover for toilet seat
Device for cleaning inner surfaces of heat exchanger tubes
Air distribution fan recycling control
Short interfering ribonucleic acid (siRNA) for oral administration