Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Estrogen receptor ligands
Information retrieval system, information retrieval method, and information retrieval program
Human renal disease marker substance
Flexure with insulating layer isolating a portion of a metal substrate
Method for building taxonomy of topics and categorizing videos
Fluid conduit with PTC fabric heating
System and method for controlling device location determination
  Randomly Featured Patents
Display screen with user interface
Amplifier and line driver for broadband communications
Minimizing radiation damage in nonlinear optical crystals
Concrete form holder
Opening in a brake caliper
Mobile phase supplying apparatus, liquid chromatograph using the same, and mobile phase supplying method
Device for conversion of non-electrical quantity into electrical signal
Process for rotating and placing a strip of material on a substrate
Programmable hand held labeler
Diclofenac topical formulation