Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Method for determining an object class of an object, from which light is emitted and/or reflected to a vehicle
Oscillation circuit
Low offset, fast response voltage controlled current source and controlling method thereof
Products for animal use including humans having a certificate verifying at least one of efficacy or safety, and methods of providing such certificates
Inducement of organogenetic tolerance for pancreatic xenotransplant
Tap initialization of equalizer based on estimated channel impulse response
  Randomly Featured Patents
Wind instrument simulating apparatus
Method of treating cancer by conjunctive therapy with N,N'-bis[3-(ethylamino)propyl]-1,7-heptanediamine and a cytotoxic agent
Permutation lock
Synchronising a heart rate parameter of multiple users
Centrifugal separator
Breech loaded soft projectile blow gun
Hair dye preparation
Electric trimmer
Arrangement for determining the pressure in an undercarriage tyre of an aircraft
Apparatus for analyzing biological samples