Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Magnetic reading and writing device
System and method for secure power systems infrastructure communications
Biomedical electro-stimulator
Camera with monitor
Flexure with insulating layer isolating a portion of a metal substrate
Crystalline form of zofenopril calcium
Method for assisting in the checking of transaction records, transaction device, server, mobile terminal, and corresponding computer programs
  Randomly Featured Patents
Dental flosser
Activator system for metallocene compounds
Fibers of ionic thermoplastic polymers
Food sanitizer
Hairbrush for spiking hair
Camera mounting systems
Spring-tensioning pliers
Method and system for limiting resource usage of a version store
System for managing the number of image forming operations in an image forming apparatus