Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Terminal device, system and computer readable medium
Soliciting first party in communication session to maintain call when degradation of connection to second party is anticipated
Motion estimation for a video transcoder
Computer program, system, and method for mapping Social Security claiming strategies
Granulated sweetening composition
Mobile browser context switching
  Randomly Featured Patents
Hand held motorized cleaning apparatus with linear, orbital and/or dual motion
Rotor for centrifugal compressor
Switch points maneuvering device with manual control
Sealing element for a brake cylinder of a vehicle braking system
Processes for the purification of higher diamondoids and compositions comprising such diamondoids
Children's ride-on vehicle charging assemblies with back feed protection
Antisense modulation of PTP1B expression
Microphone devices and methods for tuning microphone devices
Ring with interchangeable setting
Generating rules for nets that cross package boundaries