Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Method for exchanging data concerning an electronic transaction
Semiconductor apparatus
Reliable event broadcaster with multiplexing and bandwidth control functions
Luggage cart
Spin transition material
Method for manufacturing and reoxidizing a TiN/Ta.sub.2O.sub.5/TiN capacitor
Methods, systems and computer program products for importing data from an edge router to a network management system
  Randomly Featured Patents
Combined vacuum pump and control valves therefor
Storage unit for locker or the like
High bandwidth probe assembly
Male conductor plug for a cord set
Process for excavating trenches with a rounded bottom in a silicon substrate for making trench isolation structures
Real-time self-compensating gravity gradiometer instrument
Lawn mower having a dual discharge system
Ultrasonic diagnosis apparatus
Device for processing and/or transporting flat mail items
Electronic system for multielectrode sensors and electrochemical devices