Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Personalized dashboard architecture for displaying data display applications
Heap/stack guard pages using a wakeup unit
Context-sensitive views
Detection of code-based malware
Method and apparatus for controlling peak amplifier and doherty power amplifier
Method and system for enabling rendering of electronic media content via a secure ad hoc network configuration utilizing a handheld wireless communication device
Light-emitting device, film-forming method and manufacturing apparatus thereof, and cleaning method of the manufacturing apparatus
  Randomly Featured Patents
Implantable electrode
Nickel-plated golf club shaft made of fiber-reinforced plastics
Multi-braid exterior tube
Apparatus for growing group II-VI mixed compound semiconductor
Toilet brush
Disposable otoscope tip system
Tri-lobe planar heel wound dressing
Apparatus for adjusting the humidity of gas to a constant value
Synthetic jet fuel and process for its production
Quick release buckle assembly