Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Salts and polymorphs of desazadesferrithiocin polyether analogues as metal chelation agents
System and method for detecting states
Systems and methods for mitigating spectral regrowth from non-linear systems
Laser marking of a card
Monitoring device, monitoring method and non-transitory computer readable medium
Substituted bicyclic HCV inhibitors
  Randomly Featured Patents
Punch press having retractable punching tools
Method of altering the gradation in electrostatic recording of half-tone images
Multipath failover
Engine operation using fully flexible valve and injection events
Method for I/O device layout during integrated circuit design
Handoff methods, and devices utilizing same
Method and apparatus for handling wafers
Pyrimidine derivatives which are antagonist of the vitronectin receptor
Absorption chiller
Universal restraint clip fitting