Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Vibration disturbance estimation and control
Phase-amplitude 3-D stereo encoder and decoder
Tri-material dual-species neutron spectrometer
Video processing system and device with encoding and decoding modes and method for use therewith
Toner cartridge
Permanent magnet axial field zeeman slower
Method and system for updating device management application meter read logic
  Randomly Featured Patents
Toy for amusement and/or exercise
Location based tracking
Front panel for a rack mounted rectifier
Gearless differential speed reducer structure
Latching arrangement for battery pack
Light energized tissue adhesive
Device for the support and oscillation of a continuous casting mould for casting liquid metal, particularly liquid steel
Housing for refrigerant recovery system
Compression resistant nonwovens
High surface area carbon and process for its production