Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Solid-state imaging device and method for manufacturing the same
Supporting multiple channels of a single interface
Systems and methods for detecting and rejecting defective absorbent articles from a converting line
Method and apparatus for controlling cardiac resynchronization therapy using cardiac impedance
Error detection and recovery tool for logical volume management in a data storage system
System and method for providing advice to consumer regarding a payment transaction
Method and apparatus for transmitting and receiving extension information of component carrier in wireless communication system
  Randomly Featured Patents
Combine harvester rotor load control
High frequency luminous tube power supply with ground fault protection
Phenylhydrazones as intermediates 1-phenyl-3-(1-piperazenyl)-1H-indazoles
Pilot driver for plasma display device
Process for testing gene-disease associations
Suitcase with variable capacity
Fluorocarbon polymer layer deposition predominant pre-etch plasma etch method for forming patterned silicon containing dielectric layer
Apparatus for controlling valve timing of internal combustion engine
Session description message extensions