Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Rolling mill stand and related rolling mill for longitudinally rolling rod-shaped bodies
Lane-marker recognition system with improved recognition-performance
Fining of boroalumino silicate glasses
Radiofrequency identification device and method for producing said device
Method for data maintenance
Downhole tools with solid-state neutron monitors
Luminous stick
  Randomly Featured Patents
One way clutch for spinning reel
Electropipettor and compensation means for electrophoretic bias
Housing for a ball bearing
Optimized non-volatile storage systems
Lamp device and a method of regulating the lamp intensity
Rotary valve to feed artificial snow at constant rate
Image compression by object segregation
HIV inhibiting 5-carbo- or heterocyclic substituted pyrimidines
Method and apparatus for manipulating very long lists of data displayed in a graphical user interface using a layered list mechanism