Resources Contact Us Home
Method of manufacturing a semiconductor device having an active region and dummy patterns

Image Number 15 for United States Patent #8119495.

There is provided a technique for improving the flatness at the surface of members embedded in a plurality of recesses without resulting in an increase in the time required for the manufacturing processes. According to this technique, the dummy patterns can be placed up to the area near the boundary BL between the element forming region DA and dummy region FA by placing the first dummy pattern DP.sub.1 of relatively wider area and the second dummy pattern DP.sub.2 of relatively small area in the dummy region FA. Thereby, the flatness of the surface of the silicon oxide film embedded within the isolation groove can be improved over the entire part of the dummy region FA. Moreover, an increase of the mask data can be controlled when the first dummy patterns DP.sub.1 occupy a relatively wide region among the dummy region FA.

  Recently Added Patents
Rechargeable battery
Methods for selective reverse mask planarization and interconnect structures formed thereby
Methods for processing 2Nx2N block with N being positive integer greater than four under intra-prediction mode and related processing circuits thereof
Method and apparatus for storing email messages
Inhibitors of bacterial tyrosine kinase and uses thereof
Method for forming contact in an integrated circuit
  Randomly Featured Patents
Method of managing alerts issued by intrusion detection sensors of an information security system
Plunger type fluid pressure switch
Data transmission system, data transmission method, and device
Foot flosser
Use of azo pigment preparations for solvent-containing packaging intaglio and flexographic printing inks
Camera capable of recording sounds relevant to the photographing
Circular saw
EMI absorbing shielding for a printed circuit board
Range hood
Rotatable memory card with improved locking mechanism