Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Error correct coding device, error correct coding method, and error correct coding program
Analog-to-digital converter with input voltage biasing DC level of resonant oscillator
Mask blank, transfer mask, and film denseness evaluation method
Optoelectronic semiconductor chip and method for manufacturing a contact structure for such a chip
Charging seat having cleaning member
Systems and methods for facilitating communication with foundation fieldbus linking devices
  Randomly Featured Patents
Arrangement of measuring devices on a semitrailer motor vehicle
Descent controller with safety brake
Digit-supporting therapeutic device for the hand
Process for the preparation of ZSM-5 utilizing transition metal complexes during crystallization
Process for the manufacture of acrylonitrile and methacrylonitrile
Adaptor for machine tool fixture
Semiconductor laser element and laser device using the same element
Plastic bag slider and end termination installation assembly and method
Breakerless ignition system for an internal combustion engine
Magazine insertion slot opening/closing device