Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Perspective runway system
Gathering user feedback in web applications
Processor and data transfer method
Method of using N-thio compounds for oligonucleotide synthesis
Fuse part in semiconductor device and method for forming the same
Active tags
Calibration of quadrature imbalances using wideband signals
  Randomly Featured Patents
Rear view mirror unit
Method for conducting crash tests using a carriage and corresponding device
Sulfamato hydroxamic acid metalloprotease inhibitor
Dual power supply switching circuitry for use in a closed system
Percarbonate bleach particles coated with a partially hydrated crystalline aluminosilicate flow aid
Direct oxidation fuel cell
Process of molding an optic for an intraocular lens
Method for making devices having a pattern poled structure and pattern poled structure devices
Half-stepping motor with bifilar winding ratio for smooth motion
Display substrate