Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Use of natriuretic peptide for treating heart failure
Method of manufacturing touch panel
Method and apparatus for monitoring for a radio link failure
Vehicle inertial sensor systems
Performing a cyclic redundancy checksum operation responsive to a user-level instruction
Systems and methods for managing policies on a computer
Injection molding method and injection molding machine
  Randomly Featured Patents
Method of producing and fitting complete dentures
Interaligned component optical encoder with integral housing component locating studs and shelf
Dielectric film and piezoelectric element
Decoding of bi-phase encoded data
Method and system for conducting a chat
Method for the synthesis of organopolysiloxanes containing carbonate groups
Cutting tool insert
Distributor for a rod making machine for the production of smokers' articles
2,5-Diamino-1,3,4-thiadiazole derivatives