Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Damage resistant antenna
Vending machine
Peer-to-peer method of deploying and managing executable code and associated plug-ins
Methods for the production of aligned carbon nanotubes and nanostructured material containing the same
Single mode optical fiber with improved bend performance
Re-establishing push notification channels via user identifiers
Synthetic bone grafts
  Randomly Featured Patents
Cleaning device and method for cleaning resin sealing metal mold
Area testing method for image processing
Steel stud and precast panel
Food grinder
Tire tread
Utility impact wrench
Leakage checking and calibrating of a liquid delivery system
Valve outlet enclosure device
Multi-head magneto-optical disk apparatus
Substrate material for magnetic head and magnetic head using same