Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Apparatus for controllable delay cell and associated methods
Hepodxilin analog enantiomers
Closed-loop adaptive adjustment of pacing therapy based on cardiogenic impedance signals detected by an implantable medical device
Case for a tablet computer
Efficient paging in a wireless communication system
Substituted di-arylhydantoin and di-arylthiohydantoin compounds and methods of use thereof
Specimen preparation device, and control method in specimen preparation device
  Randomly Featured Patents
Wide bandwidth infrared detector and imager
Adaptive accuracy for enteral feeding pump
Rate control overflow system for disk screens
Thrust coupler
Method and apparatus for coating viscous material
Process for producing copper-indium-sulfur-selenium thin film and process for producing copper-indium-sulfur-selenium chalcopyrite crystal
Multiple mesodermal lineage differentiation potentials for adipose tissue-derived stromal cells and uses thereof
Copper-clad laminate and printed wiring board
Metal substrate with enhanced corrosion resistance and improved paint adhesion
Coemulsification of oxidized polyethylene homopolymers and amino functional silicone fluids