Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Method for forming contact hole
Method and system for phase-sensitive magnetic resonance imaging
Mold for nanoimprinting, its production process, and processes for producing molded resin having fine concavo-convex structure on its surface and wire-grid polarizer
Portable multimedia player
Electrical event detection device and method of detecting and classifying electrical power usage
Account managing device, image processing system, and storage medium
Nonvolatile semiconductor memory device
  Randomly Featured Patents
Nitride semiconductor light emitting device and manufacturing method of the same
Cookbook cover
Centrifugal separator with pulsed fluid injection
Turbine leaf seal mounting with headless pins
Methods and apparatus for operating gas turbine engines
Mooring system
Arrangement of a hobbing cutter and holding arbor
Bag covering apparatus
Method for named-entity recognition and verification
Rotary substrate processing apparatus and method