Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Systems and methods for determining the percentage of glycated hemoglobin
Memory control device
Near field communication data conversion with an event-field
Carrier frequency offset (CFO) estimator with low complexity and high accuracy for orthogonal-frequency-division-multiplexing (CO-OFDM) systems
System and method for producing dynamic credit updates for time based packet sampling
Portion of a display panel with a user interface component
Gemstone setting
  Randomly Featured Patents
System and method for heating solid or vapor source vessels and flow paths
Camera system that compensates low luminance by composing multiple object images
Method and apparatus using probabilistic language model based on confusable sets for speech recognition
Modifications to a cooperative rolling system for increasing _maximum attainable reduction per pass
Key distribution method and system in secure broadcast communication
Method and apparatus for gathering programs watched data
Radio receiver
Thin film transistor and pixel structure
Curved stacking bar
Phonograph cartridge box