Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
High performance capacitors in planar back gates CMOS










Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.








 
 
  Recently Added Patents
Method and apparatus for generating route exceptions
Code generating apparatus, reference signal generating apparatus, and methods thereof
Low hygroscopic aripiprazole drug substance and processes for the preparation thereof
Apparatus and circuit with a multi-directional arrangement of optical elements
Electronic device
Bed caddy
System and method for selecting audio contents by using speech recognition
  Randomly Featured Patents
Temperature readout housing
Redistribution of organohalosilanes utilizing heat treated crystalline alumina catalysts
Portable dwelling
Navigation device and method for the graphic output of navigaton instructions
Data backup and recovery systems
Femtocell
Magnetohydrodynamic (MHD) actuator sensor
Microduct cable system having reduced thermal expansion force
Anticancer and antiviral activity of 9-.beta.-D-arabinofuranosyl-2-fluoroadenine
Cabinet