Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Apparatus and method for scrolling a screen of a portable terminal having a touch screen
Grid computing accounting and statistics management system
Universal handle extension for unloading butterfly valve for tank trailer or other vehicle
Semiconductor device
Triple-action pest control formulation and method
Redundant parallel operation of motor vehicle electrical system generators
Article based on a composition containing a crosslinked blend of elastomers
  Randomly Featured Patents
Thermal oxidation protective surface for steel pistons
Sanitary clamp
Wide field spherical lenses and single design spectacle frames therefor
Combined motor vehicle rearview camera system and hitch cover
Method of producing high softening point pitch
Measuring instrument for bicycle
Plasma processing apparatus
Barbecue grill
Cooling of metal strip