Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Autofocus system equipped with a face recognition and tracking function
Articulated and/or jointed bed
Analyzing anticipated value and effort in using cloud computing to process a specified workload
Medical information visualization assistant system and method
Patient-support apparatus with a locking deck section
Methods and systems for detection of stoichiometry by Forster resonance energy transfer
  Randomly Featured Patents
Method for fabricating semiconductor device
Pressure-medium actuated shifting arrangement
Non-volatile semiconductor memory device equipped with an oxide semiconductor writing transistor having a small off-state current
Method and apparatus of adjusting transmission power
Media storage apparatus
Puppet rug for therapeutic purposes
Ice cube maker with new freeze and harvest control
Safety bar device for water crafts and other vehicles
Laser processing apparatus and laser processing method
Preparation for network interface recognition of network packet portion with declarative notation for field thereof and constraint therefor