Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Camera with monitor
Flat panel display
Signal activated molecular delivery
Anthranilic diamide compositions for propagle coating
Engineered magnetic layer with improved perpendicular anisotropy using glassing agents for spintronic applications
Bi-directional, compact, multi-path and free space channel replicator
Local access to data while roaming with a mobile telephony device
  Randomly Featured Patents
Automated fuel management system, components therefor, and methods of making the same
Surface treatment of low-k SiOF to prevent metal interaction
Fence post end cap
Systems and methods for determining muscle force through dynamic gain optimization of a muscle PID controller for designing a replacement prosthetic joint
Oil passage structure in rotary shaft
Systems and methods to facilitate payment of shipped goods
Pipelining and sub-rate operation for memory links
Disk assembly incorporating therein usb connector and computer case having therein same
Open access sleeve for heated fluid units
Method of injection molding nitrile articles