Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
System and method for measuring an analyte in a sample
Polymer compositions and nonwoven compositions prepared therefrom
Software self-checking systems and methods
Systems and methods of using dynamic data for wear leveling in solid-state devices
Controlling a video window position relative to a video camera position
Method and apparatus for eliminating a motor vehicle tip-over risk
  Randomly Featured Patents
Receiver with high performance channel estimation
Implantable cardiac stimulation system providing high output far-field pacing and method
High purity nanotube fabrics and films
Pre-chamber spark plug
Programmable conductor memory cell structure
Halftone correction systems
Downhole gas separator
Outboard motor lock
Substituted pyrrolidine derivatives as HIV protease inhibitors
Animal bedding, process and apparatus for preparing the same