Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Multi-channel memory system including error correction decoder architecture with efficient area utilization
Content reproduction apparatus and content processing method therefor
Fuel cell module
Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
Methods and apparatus to provide haptic feedback
Passive translational velocity measurement from optical information
  Randomly Featured Patents
Fuel injection device for an internal combustion engine
Adjustable support rail for a luggage carrier
Method for the formation of photographic images
Clamping device
Post for bath accessory
Explosive composition
Merge protocol for clustered computer system
Electrode connecting pin assembly
Wiring block and cover shell arrangement for electric connector
Portable sign frame assembly with changeable signage