Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Highly detectable pilot structure
Side portion of a circular saw blade
Parasitic element compensation circuit and method for compensating for the parasitic element
Adaptive non-positive inductor current detector (ANPICD)
Detection system and method for mobile device application
Monitoring agent programs in a distributed computing platform
  Randomly Featured Patents
Marine object detector
Weigela plant named `Ruby Queen`
Card conveyance control method and apparatus
Low friction film dressing
Method, device and cartridge for measuring fluctuations in the cross-sectional area of hair in a pre-determined scalp area
Christmas tree holder
Combinations of active ingredients for inhibiting or controlling nitrification
Evaporator tube for a sea water desalination system
Resin composition
Combined peak reduction equalizer and phase/amplitude pre-distortion