Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
In-vehicle electronic control apparatus having monitoring control circuit
Apparatus and method for controlling semiconductor die warpage
Processing data using information embedded in a data request
Methods of implanting dopant ions
Waterproof wound protector
Watch dial
Washing machine
  Randomly Featured Patents
Propelling transmission system of tractor
Battery select circuitry and level translator for a digital watch
Multiple stage optical fiber amplifier and signal generator
Soft error recoverable storage element and soft error protection technique
Video encoding/decoding method and apparatus for motion compensation prediction
Direct onscreen advertising of pharmaceuticals targeted by patient diagnoses within the confines of a medical records software system
Adding accessibility to drag-and-drop web content
Electric rotary machine having a plurality of conductor segments and method of manufacturing the same
Tamper-evident dispenser bottle
Plate apparatus for mini cake making device