Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Semiconductor device
Supply voltage generating circuit and semiconductor device having the same
Apparatus for touch screen avionic device
Low cost mesh network capability
Compounds with (1 E, 6E)-1,7-bis-(3,4-dimethoxyphenyl)-4,4-disubstituted-hepta-1,6-diene-3,5-d- ione structural scaffold, their biological activity, and uses thereof
Scanning projection apparatus with tangential compensation
Rose plant named `ESM R044`
  Randomly Featured Patents
Apparatus and method for developing an anatomic space for laparoscopic procedures
Auto copy-paper selector
Emission based fiber optic sensors for pH and carbon dioxide analysis
Extruded confections
Diaphragm operated float controlled valve
Image sensor having a plurality of chips
Clamping device for a blow mold
Process for thermal debinding and sintering of a workpiece
Stationary wheel hub
Optical transceiver systems and methods