Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Method for execution upon processing of at least one histological sample
Techniques for determining optimized local repair paths
Method and system for checking citations
Bioactive agent-loaded heart-targeting nanoparticles
Transmission apparatus and network protection method
User interface for integrating applications on a mobile communication device
Apparatus and method for transmitting and receiving data streams in wireless system
  Randomly Featured Patents
Miniature hydro-power generation system
Inductive cooking range and cooktop
Red-emitting luminescent substance and light source comprising such a luminescent substance
Reduced warp paperboard tray
Method of assigning initial values of connection parameters to a multilayered neural network
Free-standing two-sided device fabrication
Press head for glassware forming machine
Electrochemical process for the production of electrically conducting poly(alkoxythiophenes) with carboxylic acids added
Inhibitors of farnesyl-protein transferase
Press switch