Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Storage apparatus and storage apparatus management method performing data I/O processing using a plurality of microprocessors
Subpixel-based image down-sampling
Adaptive period network session reservation
Hair motion compositor system for use in a hair/fur pipeline
Electric vehicle supply equipment having a socket and a method of charging an electric vehicle
Process for preventing polymerization of cracked volatile products during pyrolysis and gasification
Die seal ring
  Randomly Featured Patents
1-phenyl-3-phenyl-2-propyne-1-ones as calcium uptake inhibitors
Toy balloon packaging
Permanent wave compositions comprising substance P/CGRP antagonists
Carton with coated reclosable pouring opening
Modified block copolymer composition
Sheath for cervical optical probe
Coated article and method of making
Ester-containing process and compositions
High power AMR transmitter with data profiling for mobile networks
Protocol to determine optimal target access routers for seamless IP-level handover