Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
System and method for a TCP mapper
Topology arrangement for achieving reliable communication in wireless automotive networks
System and method of creating and providing SMS http tagging
Multi-state DC-DC converter having undirectional switches
Protecting information written to recording medium
Hepatitis C virus inhibitors
  Randomly Featured Patents
Method for preventing photoresist poisoning
Method and device for video-stream frame rate adaptation, and field programmable gate array chip and video stream processing apparatus
Geometric instance techniques for use in a hair/fur pipeline
Extrusion machine
Display device
Multiport network analyzer calibration employing reciprocity of a device
Backhoe bucket adapter bushing and pin method and apparatus
Event filtering at a performance-based interface
Ram based processing engine for simultaneous sum of products computation
Nut retainer cage