Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
User-initiated quality of service modification in a mobile device
Method and apparatus for controllable communication
Method for transitioning between Ziegler-Natta and metallocene catalysts in a bulk loop reactor for the production of polypropylene
Testing apparatus and testing method for telephone apparatus
Split-ring resonator creating a photonic metamaterial
Memristive junction with intrinsic rectifier
Door-activated entry light fixture
  Randomly Featured Patents
Curable crosslinking system with monobenzaldimine as crosslinker
Spring retainer and spring system
Peptide transport
2-Decarboxy-2-hydroxymethyl-17-phenyl-11-deoxy-PGF.sub.1 analogs
Dichromate leach of copper anode slimes
Slicing machine with alternate-slice stacker
Two-color molding equipment and two-color molded product
Charge transfer analog comparator and devices using such a comparator
Double clipboard
Parallel plate electron multiplier