Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Imidazole derivatives used as TAFIa inhibitors
Methods and devices for enforcing network access control utilizing secure packet tagging
Group greeting card
LED package with top and bottom electrodes
Radio communication device and sequence length adjusting method
Method and system for determining a suppression factor of a suppression system and a lithographic apparatus
System and method for wireless messaging in a wireless communication system
  Randomly Featured Patents
Voltage supply circuit and integrated circuit including the same
Apparatus providing for a curved device with hinged cover
Embalming fluid distribution tube
Internal combustion engine rotatory (turbovolante)
Dual seed semiconductor photodetectors
Mounting step for crawler loader
Multifunctional pager receiver capable of reducing the member of manual switches
Systems and methods for selecting a date or range of dates
Sewing machine including a laser cutting system, a sewing method, and an embroidering method
Dahlia plant named `Fidahhypbrobi`