Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Proton conducting electrolytes with cross-linked copolymer additives for use in fuel cells
Online data conversion technique using a sliding window
Analysis, secure access to, and transmission of array images
Firewall-tolerant voice-over-internet-protocol (VoIP) emulating SSL or HTTP sessions embedding voice data in cookies
Credit flow control scheme in a router with flexible link widths utilizing minimal storage
Movable assemblies for an image reader unit and a cover unit in an image formation apparatus
Safety device and method for electric heating appliances
  Randomly Featured Patents
Holder for a digital dental x-ray sensor
Drill string enclosure
Clamp for use in spinal surgery
Method and apparatus for substantially reducing electrical earth displacement current flow generated by wound components
Mark configuration, wafer with at least one mark configuration and method for the fabrication of at least one mark configuration
Method for preparing metal nanoparticles using metal seed and metal nanoparticles comprising metal seed
Method of routing I/O adapter error messages in a multi-host environment
Robust low-frequency spread-spectrum navigation system
High voltage diode with reduced substrate injection