Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Monitoring activity of a user in locomotion on foot
Light source lighting device including a constant-current supply that is connected to a light source and supplies a constant current of a substantially constant magnitude to the light source,
Translation system adapted for query translation via a reranking framework
Deceleration dependent shift control
Vehicle lamp component
Organic light emitting diode display device and method of fabricating the same
  Randomly Featured Patents
Method of producing metal support for exhaust gas catalyst
Dynamic information display during busy cycle of a processing system
Liquid ejecting apparatus and method for controlling liquid ejecting head
Fixture for testing semiconductor devices
Twisting device for climbing exercisers
Antenna system for generating and utilizing several small beams from several wide-beam antennas
Tire protective chains
Method of treating an electrophotographic-imaging member with a rare earth material
Object-oriented system for building a graphic image on a display