Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Display stand for a mobile tablet computer
Para-xylylene based microfilm elution devices
System and method for discontinuous reception control start time
Paging of a user equipment (UE) within a wireless communications system
In-store marketing sign
Systems and/or methods for determining item serial number structure and intelligence
  Randomly Featured Patents
Perpendicular magnetic recording medium with laminated recording layers formed of exchange-coupled ferromagnetic layers
Dual pipe for increased fluid flow
Beverage dispensing machine for mixing granular concentrate and water
Transmission line structure
Chemically-resistant sensor devices, and systems and methods for using same
Method and apparatus for reforming can bottom to provide improved strength
Guidewire replacement device
Method, apparatus and computer program for halftoning digital images
Liquid container
Brake system