Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Press nut
Simultaneous image distribution and archiving
Light-emitting diode devices
Configurations and methods for effluent gas treatment
Molded surface of a concrete product
Amnion-derived cells, methods of making and uses thereof
Dithering method and apparatus
  Randomly Featured Patents
Expandable access device
Fluid pressure cylinder
Method and apparatus for quality measure driven process control
Voltage controlled transparent layer for a bi-directinal device
Method and apparatus for analyzing and printing color photographs
Connector for a data storage carrier
Use of discrete conductive layer in semiconductor device to re-route bonding wires for semiconductor device package
Front structure for saddle-type vehicle
Polarization independent light switching device based on liquid crystals
Semiconductor integrated circuit