Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Aqueous flowable concentrate compositions of a microencapsulated dinitroaniline herbicide
Modular sport center
Bias voltage generating circuit and switching power supply thereof
Method and system for reduction of quantization-induced block-discontinuities and general purpose audio codec
Compositions and methods for producing isoprene
Global codebook for coordinated multi-point processing
Inter-cell power control in the presence of fractional frequency reuse
  Randomly Featured Patents
Method for producing corn masa
Toner for electrostatography
Dual band active array antenna
Image processor and image processing program to correct a spatial frequency band of an image
Method and apparatus for reductive decomposition and analysis of a sample
Image forming device including lock member that locks cover member with respect to casing
Monomeric composition and polymer therefrom
Cutting portal of an ultra-high pressure fluid jet cutting system
Method of fabricating ceramic laminated electronic component
Envelope opener containing lenses