Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Depth estimation apparatus and method
Method and apparatus for determining the altitude of a mobile device
Monitoring and correcting upstream packet loss
Methods for testing OData services
System and method for agitation of multiple specimen containers
Isolation rings for blocking the interface between package components and the respective molding compound
Methods and systems for motion estimation with nonlinear motion-field smoothing
  Randomly Featured Patents
Multi-segment photonic-crystal-rod waveguides for amplification of high-power pulsed optical radiation and associated method
Removing NOX from cryogenic systems
Fastener tape and stringer for a slide fastener chain
Cellular phone battery charger with an emergency battery charging function
Polarization-diverse, heterodyne optical receiving system
Transconductor stage for high frequency filters
Signalling scheme for controlling data encryption device in an electronic fund transaction processing system
Elastomeric seal ring with self-lubricating wear-reducing feature
Method and apparatus for detecting unauthorized distribution of data
Ribbon cartridge having integral gear supports