Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Method for producing (meth)acrylic anhydride, method for storing (meth)acrylic anhydride, and method for producing (meth)acrylate
Automated security analysis for federated relationship
Method and system for detecting data modification within computing device
Mobile device case with storage compartment
Device and method to automatically configure port forwarding
Local call local switching at handover
Vending machine
  Randomly Featured Patents
Bleaching cotton-containing fabrics with hypochlorite at elevated temperatures
Horizontal cache persistence in a multi-compute node, symmetric multiprocessing computer
Linear guide assembly with rack
Olefin polymerization process
Process for splitting alkylaromatic hydroperoxides into phenolic compounds
Information processing system and peripheral apparatus
Fluid pump
Inner mold for molding cylinder
Managing scrambling codes during serving radio network subsystem relocation
Separable composite labeling articles in sheet or roll form