Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Front portion of a vehicle, toy, and/or replicas thereof
Semiconductor memory device and method for driving the same
Architectural panel with bamboo rings heavy density embossed surface
High performance strained source-drain structure and method of fabricating the same
Glass or glass-ceramic pane reflecting infrared radiation
Image forming apparatus and method
Clothing fastener accessory
  Randomly Featured Patents
Method and system for subscribing a purchase item in mobile broadcast multicast service
Social group suggestions within a social network
Method for coating
Emission spectrophotometer
Method and apparatus for high power density plasma cutting system
Water penetration preventing louver
Selectively deformable container end closure
Multicolor display control circuit and method for liquid crystal display
Tool holder clamping means