Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
System for the secure management of digitally controlled locks, operating by means of crypto acoustic credentials
Systems and methods for image stream processing
Systems and methods of using dynamic data for wear leveling in solid-state devices
Semiconductor device and method for manufacturing the same
Wristband with detachable labels
Motor vehicle, toy and/or replica
Systems and methods for online search recirculation and query categorization
  Randomly Featured Patents
Transport-neutral in-order delivery in a distributed system
Process for the densification of a porous structure by boron nitride
System and method for transmission of low rate data
Entrained droplet separator
Electric and electromagnetic field sensing system including an optical transducer
Method for direct recovery of metal from metal-bearing ores
Method for producing dental and medical bone prosthesis and bone prosthesis produced thereby
Process for the preparation of polyurethane films for blood or infusion bags
Pointed instrument with a combined tilting and coupling assembly
In-bound mechanism that monitors end-to-end QOE of services with application awareness