Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Vending machine
Lithographic apparatus and device manufacturing method
Management of memory array with magnetic random access memory (MRAM)
High performance adaptive switched LED driver
Stacked type semiconductor memory device and chip selection circuit
Chromene compound
Dual-box location aware and dual-bitmap voltage domain aware on-chip variation techniques
  Randomly Featured Patents
Boom end piece
Radiofrequency circuit embedded onboard in a satellite comprising a thermal control system based on an alarm signal generated by the reflection of power
Incremental resolution changes in multi-resolution meshes with update records
High pressure oxidation of precursor alloys
Display assemblies for integrated modular store fixture system
Eddy current probe with foil sensor mounted on flexible probe tip and method of use
Process for the purification, modification and heating of a cast-iron melt
Utility knife blade
Anthraquinone dyes, preparation thereof and use thereof
Microwave applicator having a mechanical means for tuning