Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Methods and apparatus for mitigating interference between co-located collaborating radios
Piperazinedione compounds
Memory device, test operation method thereof, and system including the same
Non-aqueous electrolyte battery
Tactile output device for computing device notifications
Vehicle and communication monitoring
Method and apparatus for connecting signal lines of multiple layers to certain contacts while preventing connections with other contacts
  Randomly Featured Patents
Formulations including a 1, 3-dicarbonyl compound chelating agent for stripping residues from semiconductor substrates
Modular bifurcated intraluminal grafts and methods for delivering and assembling same
CD-ROM drive capable of rapidly detaching and installing
Method and apparatus for precise time synchronization
Lighting control apparatus for signal lights
Secure external computer hub
Manual toilet seat lifter apparatus
Headlamp monitoring apparatus for image exposure adjustment
Communication device for providing information utilizing subscriber line
Sheet supply apparatus