Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Vehicle front fender
Piano keyboard with key touch point detection
Integrated circuit testing with power collapsed
Tactile output device for computing device notifications
System, method and program recording medium for supply capacity estimation
Consistent retention and disposition of managed content and associated metadata
Spacers for insulated glass units
  Randomly Featured Patents
Ball mark repair tool
Voltage tolerance measuring apparatus for motherboard
Temperature compensation circuit and method for generating a voltage reference with a well-defined temperature behavior
Vibration-isolating fixing mechanism for fan frame
Portable radio
Modified oligonucleotides for telomerase inhibition
Flash memory and associated methods
Semiconductor device and manufacturing method
Aural catheter system including anchor balloon and balloon inflation device
Antenna breakaway device for utility pit meter system