Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Systems, methods, and apparatus to prepare a mobile device for provisioning
Pose-variant face recognition using multiscale local descriptors
Eye therapy system
System and method for testing an integrated circuit embedded in a system on a chip
Mobile device case with storage compartment
Reference circuit with curvature correction using additional complementary to temperature component
Memory device, test operation method thereof, and system including the same
  Randomly Featured Patents
Wide-band RF signal power detecting element and power detecting device using the same
Flexible coupling with elastomeric belt
Filter holding frame with clamping mechanism
Set of capsules containing washing products
Auxiliary workover rig
Container having a pre-curved lid
Method and apparatus for forming a nitride layer on a biomedical device
Air purifier
Signalling transition control in a modulated-signal communications system