Resources Contact Us Home
High performance capacitors in planar back gates CMOS

Image Number 3 for United States Patent #8119474.

A method of manufacture and device for a dual-gate CMOS structure. The structure includes a first plate in an insulating layer and a second plate above the insulating layer electrically corresponding to the first plate. An isolation structure is between the first plate and the second plate.

  Recently Added Patents
Monitoring system
Systems and methods for managing and utilizing excess corn residue
MOS device for eliminating floating body effects and self-heating effects
System and method for parallel video processing in multicore devices
Method and laser receiver for acoustically indicating a laser beam
Multicolored light converting LED with minimal absorption
Lacrosse head
  Randomly Featured Patents
Method for fabricating a non-volatile memory including converting a silicon layer-which formed over a stacked structure having a charge storage layer-into an insulating layer
Hydroxy ether amine friction modifier for use in power transmission fluids and anti-wear additives for use in combination therewith
Abrasion resistant boot
Size press
Computer power supply
System and method for validating an XML document and reporting schema violations
Tapered cantilever beam for sensors
Power supply apparatus
Fused quinazolinones and preparation thereof
Method and apparatus for compensating for tape jitter during recording and reproducing of a video signal and PCM audio signal