Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Apparatus, method and computer program product for fast simulation of manufacturing effects during integrated circuit design










Image Number 2 for United States Patent #8117568.

Methods, apparatus and computer program products provide a fast and accurate model for simulating the effects of chemical mechanical polishing (CMP) steps during fabrication of an integrated circuit by generating a design of an integrated circuit; while generating the design of the integrated circuit, using a simplified model to predict at least one physical characteristic of the integrated circuit which results from a CMP processing step to be used during manufacture of the integrated circuit, wherein the simplified model is derived from simulations performed prior to the design generation activities using a comprehensive simulation program used to model the physical characteristic; predicting performance of the integrated circuit using the predicted physical characteristic; and adjusting the design of the integrated circuit in dependence on the performance prediction.








 
 
  Recently Added Patents
Probe for ultrasound diagnostic apparatus
Selection of system parameters based on non-acoustic sensor information
Resist composition and method for producing resist pattern
Pyrrolidine-1,2-dicarboxamide derivatives
Color image display device, color filter substrate, color pixel array substrate, and electronic device
Method for indicating the process of leaving a parking space
Heat stable variants of plant adenosine diphosphate glucose pyrophosphorylase small subunit
  Randomly Featured Patents
Transdermal therapeutic system with small application-area thickness and great flexibility, and production process
Image signal recording apparatus
Pharmaceutical intermediate for synthesizing ACE inhibitors and the use thereof
Racket
Data entry method and system
Furniture drive for adjusting parts of an item of furniture in relation to each other
Compositions and methods for inhibiting expression of anti-apoptotic genes
Invoking hardware recovery actions via action latches
Laminating apparatus and method
Flat panel convergence circuit