Resources Contact Us Home
Apparatus, method and computer program product for fast simulation of manufacturing effects during integrated circuit design

Image Number 2 for United States Patent #8117568.

Methods, apparatus and computer program products provide a fast and accurate model for simulating the effects of chemical mechanical polishing (CMP) steps during fabrication of an integrated circuit by generating a design of an integrated circuit; while generating the design of the integrated circuit, using a simplified model to predict at least one physical characteristic of the integrated circuit which results from a CMP processing step to be used during manufacture of the integrated circuit, wherein the simplified model is derived from simulations performed prior to the design generation activities using a comprehensive simulation program used to model the physical characteristic; predicting performance of the integrated circuit using the predicted physical characteristic; and adjusting the design of the integrated circuit in dependence on the performance prediction.

  Recently Added Patents
Delay interferometer using magneto-optic effect of a variable faraday rotator
Resistor-2 resistor (R-2R) digital-to-analog converter with resistor network reversal
Illuminating device
Administrable compositions
Fusion of road geometry model information gathered from disparate sources
Positive electrode for secondary battery, and secondary battery
User interface for integrating applications on a mobile communication device
  Randomly Featured Patents
Communication network
Jewelry display stand
Fork lift
Dual hitch
Connector assembly with both functions of coaxial connector and multiple contact connector
Decorative spinner for vehicles
Test weight scale
Load-balanced apparatus of memory
Marine gas cylinder apparatus
Stable lyophilized pharmaceutical formulation of IgG antibodies