Resources Contact Us Home
Transactional memory system which employs thread assists using address history tables

Image Number 14 for United States Patent #8117403.

A computing system uses specialized "Set Associative Transaction Tables" and additional "Summary Transaction Tables" to speed the processing of common transactional memory conflict cases and those which employ assist threads using an Address History Table and processes memory transactions with a Transaction Table in memory for parallel processing of multiple threads of execution by support of which an application need not be aware. Special instructions may mark the boundaries of a transaction and identify memory locations applicable to a transaction. A `private to transaction` (PTRAN) tag, directly addressable as part of the main data storage memory location, enables a quick detection of potential conflicts with other transactions that are concurrently executing on another thread of said computing system. The tag indicates whether (or not) a data entry in memory is part of a speculative memory state of an uncommitted transaction that is currently active in the system.

  Recently Added Patents
Systems and methods for port mirroring with network-scoped connection-oriented sink
Method of creating animatable digital clone from multi-view images
Determination method for a reinitialization of a temporal sequence of fluoroscopic images of an examination region of an examination object
Methods and apparatus to identify exposure to 3D media presentations
System and methods for weak authentication data reinforcement
Software self-checking systems and methods
  Randomly Featured Patents
Multi-tiered shovel
Sound transducer and method having light detector for detecting displacement of transducer diaphragm
Vacuum cleaner handle
Gas flowrate regulating device for a liquefied-gas lighter
Device for automatically cutting off thread formations in sewing machines
Soil working tines
Process for preparing 3-alkoxymethylcephalosporin derivatives
Method and apparatus for efficiently arranging portable executable (PE) images
Wafer level packaged MEMS device
Multiple use memory chip