Resources Contact Us Home
Transactional memory system which employs thread assists using address history tables

Image Number 14 for United States Patent #8117403.

A computing system uses specialized "Set Associative Transaction Tables" and additional "Summary Transaction Tables" to speed the processing of common transactional memory conflict cases and those which employ assist threads using an Address History Table and processes memory transactions with a Transaction Table in memory for parallel processing of multiple threads of execution by support of which an application need not be aware. Special instructions may mark the boundaries of a transaction and identify memory locations applicable to a transaction. A `private to transaction` (PTRAN) tag, directly addressable as part of the main data storage memory location, enables a quick detection of potential conflicts with other transactions that are concurrently executing on another thread of said computing system. The tag indicates whether (or not) a data entry in memory is part of a speculative memory state of an uncommitted transaction that is currently active in the system.

  Recently Added Patents
3D image generating method, 3D animation generating method, and both 3D image generating module and 3D animation generating module thereof
Method of manufacturing a plurality of electronic assemblies
Architecture for accelerated computer processing
Method and apparatus for coordinating hopping of resources in wireless communication systems
Progressively discovering and integrating services
Multi-port, gigabit SERDES transceiver capable of automatic fail switchover
Apparatus and method for sterilizing vessel with electron beam
  Randomly Featured Patents
Method and system for detecting and recovering from switching errors
Article comprising an improved superlattice quantum cascade laser
Band clamp apparatus
Footwear upper portion
Masking method
Snapshot indexing
Folding hand shears
Interferometer with a single-mode waveguide coil
Method and apparatus for handling dynamic structural hazards and exceptions by using post-ready latency
Apparatus for stabilization and deceleration of supersonic flow incorporating a diverging nozzle and perforated plate