Resources Contact Us Home
Memory module capable of improving the integrity of signals transmitted through a data bus and a command/address bus, and a memory system including the same

Image Number 6 for United States Patent #8117363.

A memory module and a related memory system are disclosed. The memory module comprises a semiconductor memory having a data output buffer, a data input buffer, a command/address input buffer and a first termination resistor unit connected to a data bus. The memory module further comprises a second termination resistor unit connected to an internal command/address bus. First and second termination resistor units are preferably of different resistive value and/or type.

  Recently Added Patents
Collaborative image capture
Method and system for Bluetooth low power link layer connection setup
Connector interface for a cable
Method of operating a split gate flash memory cell with coupling gate
Vehicle driving assistance apparatus
Testing apparatus and testing method for telephone apparatus
Side portion of a circular saw blade
  Randomly Featured Patents
Battery charging system for vehicle and control method of the same
Antibodies to human tumor necrosis factor receptor TR10
Operation graph based event monitoring system
Torque measuring instrument
Multi-layer, microporous membrane, battery separator and battery
Multiple pause recording on a rewritable disk medium
Microaccelerometer having low stress bonds and means for preventing excessive Z-axis deflection
Stabilization of the interface between aluminum and titanium nitride
One-way guided filter pad assembly
Magnetic memory cell structure