Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Configuration space compaction










Image Number 10 for United States Patent #8117350.

The described embodiments provide a system for accessing values for configuration space registers (CSRs). This system includes a CSR data storage mechanism with an address input and a CSR data output. The CSR data storage mechanism includes a memory containing a number of memory locations for storing the true or actual values for CSRs for functions for corresponding devices. In these embodiments, the memory locations are divided into at least one shared region and at least one unique region. In these embodiments, in response to receiving an address for a memory location on the address input, the CSR data storage mechanism accesses the value for the CSR in the memory location in a corresponding shared region or unique region.








 
 
  Recently Added Patents
Graphical user interfaces and occlusion prevention for fisheye lenses with line segment foci
Image processing apparatus, image registering method, program causing computer to execute image registering method, and recording medium in which program is recorded
Interactivity model for shared feedback on mobile devices
Print control server, print controlling method, and print control program
Toilet
System, method and program recording medium for supply capacity estimation
Fringe field switching mode liquid crystal display panel
  Randomly Featured Patents
Antenna controller
Method of and apparatus for printing and feeding labels in a continuous web, and for verifying and cutting individual labels therefrom for application to articles
Vertical shaft engine cooling apparatus
Process for the electrochemical synthesis of organic metal compounds
Method and apparatus for optical transmission of wavelength-encoded modulation formats
Vibration isolator for container and the like, and method of using the same
Mixture of water soluble reactive dyes and their use
Transitional image for a display screen
CMOS integrated circuit having PMOS and NMOS devices with different gate dielectric layers
Connecting device