Resources Contact Us Home
Resistance RAM having oxide layer and solid electrolyte layer, and method for operating the same

Image Number 4 for United States Patent #8116116.

A resistance RAM includes a first electrode, an oxide layer that is formed on the first electrode, a solid electrolyte layer that is disposed on the oxide layer, and a second electrode that is disposed on the solid electrolyte layer. A method of forming the resistance RAM includes forming a conductive tip in the oxide layer by applying reference voltage to any one of the electrodes of the resistance RAM, and applying foaming voltage to the remaining one, such that the oxide layer is electrically broken. A conductive filament is formed in the solid electrolyte layer by applying a positive voltage to the second electrode, and the conductive filament that is formed in the solid electrolyte layer is removed by applying a negative voltage to the second electrode.

  Recently Added Patents
Organic light emitting display device and method of manufacturing the same
Wireless communication system, wireless communication device, wireless communication method, and program
High performance design rule checking technique
Data processing circuit with arbitration between a plurality of queues
High surface area composition for use in the catalytic hydroconversion of a heavy hydrocarbon feedstock, a method making such composition and its use
Anti-proliferative and anti-inflammatory agent combination for treatment of vascular disorders with an implantable medical device
Method for decoding a spatially multiplexed data signal using a maximum likelihood detection
  Randomly Featured Patents
Dual-band planar antenna
Vehicle air suspension providing integral wheelchair lift
Portable vacuum cleaner
Cleaning device for transmission electron microscopes
Compatible picturephone system
Clothes hanger clamp for luggage
S-(amidocarbonyl)-methyl-O-alkyl-monothiophosphoric acid ester amides
Steering wheel cover
Media edge sensor utilizing a laser beam scanner
Three-dimensional control-gate architecture for single poly EPROM memory devices fabricated in planar CMOS technology