Resources Contact Us Home
Method of manufacturing a monolithic thin-film photovoltaic device with enhanced output voltage

Image Number 14 for United States Patent #8114702.

The invention provides a method of manufacturing a monolithic thin-film photovoltaic cell or module with enhanced output voltage as high as 100 V or higher in a single microelectronic process without connecting in series a plurality of premanufactured solar cells. The method consists of forming a plurality of adjacent individual TSCs arranged on a common transparent substrate in the longitudinal direction of the substrate. Each TSC consists of a pair of PV cells having PIN and NIP structures, respectively, with substantially coplanar position of a P-doped layer of one of the cells with respect to an N-doped layer of another cell of the pair. A tunnel junction is formed between the cells of the pair by overlapping P-doped and N-doped layers in the area near the common transparent substrate. The alternating PIN and NIP structures are achieved by forming projections in a continuous monolithic structure of one type and filling the spaces between the projections with the material of the inverse structure of the other type.

  Recently Added Patents
Adaptive take-off strips for smoothing ink consumption
Apparatus and method for discharging capacitor of input filter of power supply, and power supply including the apparatus
Manufacturing aircraft parts
Method and system and policy server for guaranteeing data not to be interrupted
Translation system adapted for query translation via a reranking framework
Die seal ring
Video reproducing apparatus and video reproducing method
  Randomly Featured Patents
Carton with insert and dispenser
Means and method for performing an anastomosis
Method of providing an improved call forwarding service
Semiconductor device having architecture for reducing area and semiconductor system including the same
Method for control of chemicals during gas treatment of suspensions
Track jump servo system for disc player
CMOS dynamic memory device having multiple flip-flop circuits selectively coupled to form sense amplifiers specific to neighboring data bit lines
Method and system for updating noise estimates during pauses in an information signal
Method of fabricating self-aligned field-effect transistor having t-shaped gate electrode, sub-micron gate length and variable drain to gate spacing
Heat-curable resin mixture of monocyanate, polycyanate and reactive thermoplastic