Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device having mount test circuits and mount test method thereof










Image Number 4 for United States Patent #8108741.

A semiconductor memory device having a mount test circuit and a mount test method thereof are provided. The test circuit for use in a semiconductor memory device including a plurality of memory blocks may include a comparison unit for comparing test data of at least two memory blocks selected from the plurality of memory blocks, deciding whether or not the test data of the selected memory blocks are identical, and outputting a pass signal or fail signal as a flag signal; and an output selection unit for selecting any one of the selected memory blocks as an output memory block, and changing the output memory block whenever the fail signal is generated from the comparison unit, thus forming it as a data output path, which may lessen error occurrence.








 
 
  Recently Added Patents
Fast base station switching method and system, and hierarchical zone-based fast handoff approach
Graphical planner
Network fault detection
Methods circuits apparatuses and systems for facilitating access to online content
Image sorting device, method, program, and integrated circuit and storage medium storing said program
Recombinant vectors for use in position-independent transgene expression within chromatin
Method and system for generating and displaying an interactive dynamic graph view of multiply connected objects
  Randomly Featured Patents
Sub-miniature switch
File list processing
Decorative panel of wood strips having sections of varying thickness
Electro-optic display and materials for use therein
Image receiving sheet
Stent with intermittent coating
Vacuum brake power booster
Automatic mirror repositioning system diagnostics
Gain matching method and system for single bit gain ranging analog-to-digital converter
Gain control signal generator that tracks operating variations due to variations in manufacturing processes and operating conditions by tracking variations in DC biasing