Resources Contact Us Home
Semiconductor memory device having mount test circuits and mount test method thereof

Image Number 4 for United States Patent #8108741.

A semiconductor memory device having a mount test circuit and a mount test method thereof are provided. The test circuit for use in a semiconductor memory device including a plurality of memory blocks may include a comparison unit for comparing test data of at least two memory blocks selected from the plurality of memory blocks, deciding whether or not the test data of the selected memory blocks are identical, and outputting a pass signal or fail signal as a flag signal; and an output selection unit for selecting any one of the selected memory blocks as an output memory block, and changing the output memory block whenever the fail signal is generated from the comparison unit, thus forming it as a data output path, which may lessen error occurrence.

  Recently Added Patents
Method and system for phase-sensitive magnetic resonance imaging
Charged particle source with integrated electrostatic energy filter
Methods and apparatus for map detection with reduced complexity
Multi-function wrench for a power tool
Methods and systems to reduce a number of simulations in a timing analysis
Circuitry for measuring and compensating phase and amplitude differences in NDT/NDI operation
Information processing apparatus capable of authentication processing with improved user convenience, control program for information processing apparatus, and recording medium having control
  Randomly Featured Patents
Reverser mechanism for uni-directional rotational driving of a wheel set
Low-noise active-pixel sensor for imaging arrays with high speed row reset
Interface for watching a stream of videos
Method and device for production logging in a gushing well
Report generation control system for text processing machines
Image correction apparatus
Detachable power supply for induction type electrostatic spray gun
First stage rainfall sampler
Radiation-sensitive resin composition
Method and apparatus for managing a hierarchy of nodes