Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Capacitor having a characterized electrode and method for manufacturing same
Multi-path, multi-magnification, non-confocal fluorescence emission endoscopy apparatus and methods
Surface plasmon resonance sensor using vertical illuminating focused-beam ellipsometer
Load balancing multicast traffic
Maze game
Resin sealing type semiconductor device and method of manufacturing the same, and lead frame
Double extension for a tree stand
  Randomly Featured Patents
T-shirt bag rack dispenser
Protector for anesthesia instruments and/or machine
Oxadiazole compounds
Coaxial cable connector
Method and system for positioning head on target cylinder of disk
Water dispenser
Non-human animal model of a human airway
Using packet interception to integrate risk-based user authentication into online services
Mimeographic printing machine having sheet jamming detector
Process for producing methacrolein