Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Dental plier
Method and apparatus for soft information transfer between constituent processor circuits in a soft-value processing apparatus
Semiconductor device element formed on SOI substrate comprising a hollow region, and having capacitors in an electric field alleviation region
Weak acid recovery system for ethanol separation processes
Steering wheel
Catalyst compositions for hydroformylation reaction and hydroformylation process using the same
Helmet mandible
  Randomly Featured Patents
Fluid delivery equipment
Seal strip coating apparatus
Vehicle bumper assembly
Method and apparatus for programmable zoned array counter
Capped poly(arylene ether) composition and method
Clustered network acceleration devices having shared cache
Image compression coprocessor with data flow control and multiple processing units
Fluid vectoring nozzle
Unrollable tip for a catheter