Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Methods and apparatus to perform time zone determination by a mobile station
Hand sign
Isolation rings for blocking the interface between package components and the respective molding compound
Management of temporal data by means of a canonical schema
Configurations and methods for effluent gas treatment
Distributed IP-PBX signal processing
Voltage regulator with improved voltage regulator response and reduced voltage drop
  Randomly Featured Patents
Cyclopenta[c]pyrrole derivatives
Preparation of leurosidine and novel leurosidine 4'-ethers and esters
Lubricant composition for ball joint and ball joint
Method of developing radiation sensitive negative resists
Video special effects apparatus
Heat pump output indicator
Filter assembly comprising filter elements and a filter grid
Mnemonic discovery and notification method, product, and apparatus
Prosthetic device with a knee mechanism
Proppant for use in a subterranean formation