Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Author signatures for legal purposes
Pattern generation method and pattern generation program
Method and system for providing complete internet anywhere with partial server processing
Method and device for accessing the documentation of an aircraft according to alarms generated therein
Powder for layerwise manufacturing of objects
Spectral sensor for checking documents of value
Carrier or transport strip
  Randomly Featured Patents
Trash bag
Triaxial linear induction antenna array for increased heavy oil recovery
Pouring spout
Heated pressure transducer assembly
Inserting sticks into confections
Substituted carboxanilide derivative and plant disease control agent comprising same as active ingredient
Cable connector holder
Tennis elbow brace
Triangulation-type position measuring device
Thin film photovoltaic solar cell and method of making the same