Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Device and method for arranging vials
Anti-GITR antibodies
Systems and methods for online search recirculation and query categorization
Methods and systems for motion estimation with nonlinear motion-field smoothing
Information processing device and display control method
Sensor controller, navigation device, and sensor control method
Light emitted diode
  Randomly Featured Patents
Horizontal burning metal halide lamp
Retainer for bearing lock nut
Tube coupling
Mechanical down jar mechanism
Process for producing a plasma protein-containing medicament with reduced concentration of citrate and metals
User interface for creating and using media keys
Profiled tip power transmission belt
Fluidized-bed catalyst for propylene ammoxidation to acrylonitrile
Backplane connector with guiding elements