Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Image-monitoring method for electroporation treatment and as associated image-monitoring appliance
Electrophoretic element and display device
Architectural panel with millet and grass
Stock analysis method, computer program product, and computer-readable recording medium
Method for spore detection
Credit flow control scheme in a router with flexible link widths utilizing minimal storage
  Randomly Featured Patents
Adjustable roller skate
Molded pile
Stabilized colloidal and colloidal-like systems
PLL circuit having forcible pull-in function
Coil with magnetisable rod core
Self timed interface
Method to measure signal decay and a device therefor
Method of using a single microprocessor to perform data retrieval and disc reproduction control in a disc reproducing apparatus
Combined alarm system and window covering assembly
Scrolling facility with fixing mechanism