Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Method of forming solderable side-surface terminals of quad no-lead frame (QFN) integrated circuit packages
Managing wear leveling and garbage collection operations in a solid-state memory using linked lists
Method and system for reduction of decoding complexity in a communication system
High-density fiber optic modules and module housings and related equipment
Onium salt-containing polymer
Systems and methods for determining muscle force through dynamic gain optimization of a muscle PID controller for designing a replacement prosthetic joint
System, device and method for transrating file based assets
  Randomly Featured Patents
Method for the synthesis of a bifunctional complex
Composite plating method
Sealing mechanism for ductwork
Heterocyclically substituted amides used as calpain inhibitors
Chemiluminescent light stick
Indicator light for a motor vehicle, having a faceted reflector
Method and system for determining combustion misfire of an internal combustion engine
Method of polishing a silicon-containing dielectric
Optical shoe assembly for use with a multi-sensor optical head
Configuring output on a communication device