Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Image processor
Quantitative sleep analysis system and method
Estrogen receptor ligands
Taxi cab key chain
Coordinated multi-point transmission in a cellular network
Mirror drift compensation in an optical circuit switch
Termite tubing preventative for non-wood materials
  Randomly Featured Patents
Image evaluation for reading mode in a reading machine
Controlled release composition
Dual plane well-type two-phase ccd
Robust predictive deconvolution system and method
Logic circuit
Injector nozzle
Die package for connection to a substrate
Imager photo diode capacitor structure with reduced process variation sensitivity