Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Decontamination apparatus and method
Display screen with graphical user interface
Devices and methods for the production of coaxial microfibers and nanofibers
Measurement system service for a vehicle instrument panel
Monitoring system
Anti-proliferative and anti-inflammatory agent combination for treatment of vascular disorders with an implantable medical device
Taste receptors of the T1R family from domestic cat
  Randomly Featured Patents
Thermal developing apparatus
Table lookup operation on masked data
Forward pivoted full flying control tail boom
Benzotriazole UV dyes for laser recording process
Toilet armrest support system
Method of minimizing absorption of visible light in ink compositions comprising infrared-absorbing macrocyclic cyanine dyes
Process for preparing poly-(imidesiloxanes)
Optic fiber slack storage bracket
Wood boring drill bit
Device for recognition of a pole crash