Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Compositions of PD-1 antagonists and methods of use
Deposited conductive layers for leads of implantable electric stimulation systems and methods of making and using
Frothable aqueous composition for use in a carpet backing composition
Image descriptor quantization
Plants and seeds of hybrid corn variety CH336383
Random access point (RAP) formation using intra refreshing technique in video coding
  Randomly Featured Patents
Apparatus and a process for regenerating a CUCl.sub.2 etchant
Connector device for electric circuit
Interpolated timestamps in high-speed data capture and analysis
Power tool with gel grip including an integral backing
Container inspection machine
Method of fabricating electrodes for battery
Electronic circuit
Document management apparatus and document system
Extraction of cell-bound protein from bordetella
Ink jet recording apparatus with efficient and reliable ink supply