Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Method of forming an isolation structure
Pressure-sensitive adhesive composition having an improved release behavior
Method and system for modifying satellite radio program subscriptions in a mobile vehicle
Spectral sensor for checking documents of value
Integrating multimedia capabilities with circuit-switched calls
Image forming apparatus acquiring image processing time detected when the acquired time is longer that the previously set time and to correct output image density using generated patch pattern
Flexible pouch
  Randomly Featured Patents
Display case
Sequentially moving individual developing units to developing location at which respective developing unit is switched between operative and inoperative positions
Mobile radio communication system, communication apparatus applied in mobile radio communication system, and mobile radio communication method
Form of carbon
Backflushing system
Universal magnetic recording disk cartridge
Semiconductor device having stacked capacitor structure
Manufacturing process of a fuel delivery rail assembly
CMOS bias circuit