Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Television apparatus
Piperazinedione compounds
Managing job execution
Image reading apparatus and image forming apparatus
Tandem electric machine arrangement
Image forming apparatus capable of timely starting different image formation mode
Statistical information collection from one or more device(s) in storage communication with a computing platform
  Randomly Featured Patents
Seamless peer-to-peer communications in a layered communications architecture
Connector contact
Container cover
Thymus tolerance in primates
Switching device
Methods and systems for modeling deposits' data
Lineage restricted glial precursors from the central nervous system
Mobile phone