Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Cordless hand blender
Random sampling for geophysical acquisitions
Communication apparatus, communication method, and communication system
Sericin cationic nanoparticles for application in products for hair and dyed hair
Digital IF demodulator for video applications
Battery-operated massager and soap dispensing wand
Catheter with multiple electrode assemblies for use at or near tubular regions of the heart
  Randomly Featured Patents
Wind cap for buildings
Skating device
Integrated anti-backlash gearhead motor
Pacifier clip
Echo canceller gain control for channel diagnostic systems
Miniature connector with molded boot having a single shoulder
Apodization filter
Dry particle based capacitor and methods of making same
Auger bit
Piezoelectric resonator chip and trimming method for adjusting the frequency thereof