Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Algorithm for color corrected analog dimming in multi-color LED system
Hydroxylated amide skin moisturizer
Handling errors in a data processing system
Autonomous downlink code selection for femto cells
Laser receiver for detecting a relative position
Interconnecting virtual domains
Power semiconductor module
  Randomly Featured Patents
Method for manufacturing and attachment of wing fairings
Ghost eliminating equalizer
Synchronization of multiple data sources to a common time base
Adjustable spacer device
Switching device for a tape recorder
D.C. chopper with inductance control for welding
Sheet gripper system for a printing press
Gas compressor
Exhaust gas conversion method using thermally stable zeolites
Fluoride sensing electrodes with longer service life, retrofittable shields therefor, and processes utilizing such electrodes