Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Chuck with sleeve having metal insert
Methods of forming isolation structures for semiconductor devices
Combined therapy against tumors comprising substituted acryloyl distamycin derivatives and platinum derivatives
Sanitary water conservation device
Dental novelty item
Assembly comprising a detent fitting and a free-pivoting mechanics
  Randomly Featured Patents
Integrated central processor for electronic organ
Level load leaf spring drop axle
Graphics display system with color look-up table loading mechanism
Wireless communication system for a roll-up door
Transducer element for measuring angular and linear acceleration
Device for protecting and guiding a cable from a direct-vision window of an aircraft flight deck
Wear-resistive housing for a portable electronic device
Method for transmitting and receiving signalling information
Double tank pinch trigger pump water gun
Cap assembly having a sucking member for a bottle