Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Social community generated answer system with collaboration constraints
Network-based dynamic encoding
Chromene compound
Embedded bonding pad for image sensors
Method for spore detection
Wire guide
Engine RPM control device
  Randomly Featured Patents
Transition control system for spacecraft attitude control
Optical phase conjugate velocimeter and tracker
Method of making a medical electrode
Semiconductor package employing substrate assembly having a pair of thin film circuits disposed one on each of oppositely facing surfaces of a thick film circuit
Magnetic field response measurement acquisition system
Image forming apparatus
Brush chipper
Method for identifying compounds for treatment of insulin resistance
Open cable application platform set-top box (STB) personal profiles and communications applications
Printing apparatus, print control method, and recording medium storing print control program therein