Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Device for producing a connection grid with an integrated fuse
Electric discharge machining hole drilling
Method for assisting in the checking of transaction records, transaction device, server, mobile terminal, and corresponding computer programs
Method and system for electronic assistance in dispensing pharmaceuticals
Masking method and apparatus
Protective vest
Integrated touch screen
  Randomly Featured Patents
Dishwashing detergent compositions containing mixtures or crystallinity-disrupted surfactants
Screen element
Method for identifying kinesin inhibitors
Modular pack system and apparatus
Asymmetric S/D structure to improve transistor performance by reducing Miller capacitance
Filter assembly
Over-current protection circuit and electronic device with the same
Lamella lepidocrocite particles and process for producing the same
Involuntary oscillator system for the mandible
Arranging a crystal to generate an oscillating signal