Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Retransmission control method, base station and mobile station
Light fixture
Measurement system service for a vehicle instrument panel
Anti-phishing system and method
Apparatus and method for transferring a data signal propagated along a bidirectional communication path within a data processing apparatus
Pyridazine compounds for controlling invertebrate pests
  Randomly Featured Patents
Ground anchor device
Solid-state image pickup element having improved resolution and signal to noise ratio and solid-state image pickup apparatus using the same
Device having a flow channel containing a layer of wicking material
Method of forming a high performance tunneling magnetoresistive (TMR) element
Calibrachoa plant named `Sunbelsu`
Selective reflection/transmission optical device
Viewing scope with image intensification
Tunneling rotation sensor
Liquid-crystalline compounds
Martial arts protective gear