Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Control system of substrate processing apparatus, collecting unit, substrate processing apparatus and control method of the substrate processing apparatus
Polypeptide microparticles
Laser processing a multi-device panel
Visual physician office systems and methods
Methods and apparatus for providing video on demand and network PVR functions using IP streaming
Nonvolatile semiconductor memory device and method of manufacturing the same
Wine cellar alarm system
  Randomly Featured Patents
Synchronous drive system and method of making the same
Powered tool bench
Data transmission circuit for universal serial bus system
Electronic fly trap
Laser based focusing method
Flexible hinge assembly
Module structure and plant construction method
Method of manufacturing austenitic stainless steel sheet cast piece
Low temperature impact resistant, easily flowing, thermoplastic polyurethane elastomer compositions, a process for their preparation and their use
Arc diffractometer