Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Benzimidazole inhibition of biofilm formation
All-angle light emitting element having high heat dissipating efficiency
Image processing device, image processing method, and program
Non-volatile flash-RAM memory with magnetic memory
Method for processing an algae medium containing algae microorganisms to produce algal oil and by-products
Combining seismic data from sensors to attenuate noise
Case for electronic device
  Randomly Featured Patents
Self adjusting toilet bolt assembly for connecting a toilet bowl to a closet flange
Lithium ion battery with oxidized polymer binder
Grapevine plant denominated `Blanc Seedless`
Smooth bore flexible hose
Electronic part with affixed MEMS
Airflow directing structure for hand dryers
Optical laser guidance system and method
Light casing
Clutch damper assembly
Semiconductor device