Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Lithographic apparatus and device manufacturing method
Vacuum cleaner filter adapter ring
Enhanced claims damage estimation using aggregate display
Magnifying glass
Computerized apparatus for identifying industries for potential transfer of a job function
Trading related to fund compositions
Image processing unit, image processing method and program
  Randomly Featured Patents
Oral hygiene device
Vessel centering system and method
Method of minimizing beam bending of MEMS device by reducing the interfacial bonding strength between sacrificial layer and MEMS structure
Rotating cooking spatula
Removable guide member for guiding drill string components in a drill hole
Field based process control system with auto-tuning
Anisotropic rare earth bonded magnet having self-organized network boundary phase and permanent magnet motor utilizing the same
Helium compressor apparatus
Shallow recessed lighting fixture with an integral transformer to be used in a remodeling application
Polynomial evaluator for use in a reed-solomon decoder