Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Systems and methods to provide communication history for communication devices
Identifying media content in queries
Preamplifier-to-channel communication in a storage device
Phone messaging using audio streams
Portable multimedia player
Semiconductor device, integrated circuit and method of manufacturing an integrated circuit
Polymer compositions and nonwoven compositions prepared therefrom
  Randomly Featured Patents
Folded sheet adapter
Fairing for motor tricycle
Pulse processor
Skid-steer loader mini-crane attachment
Ignition system
Method of noise reduction using instantaneous signal-to-noise ratio as the principal quantity for optimal estimation
Decorative artificial icicle
Optical disc having positive marks and negative marks in a sector block
Portable livestock panel system
Dynamic creation of color test patterns for improved color calibration