Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Collaborative data redundancy for configuration tracking systems
Reproducible dither-noise injection
ESD protection circuit and ESD protection device thereof
Fluid pressure responsive electric switch
Magnetic disk and manufacturing method thereof
Optical channel transport unit frames transmission having interleaved parity
Process for preparing substituted aromatic carboxylic acids
  Randomly Featured Patents
Medical injection system
Fail-over control in a computer system having redundant service processors
Conductivity or capacity cell and a method for producing the same and a probe including such a cell and a method for measuring of relative humidity with such a probe
Plasma display panel (PDP)
Apparatus and method for high frequency state machine divider with low power consumption
Security bar brackets
Image forming apparatus
Light emitting diode system
Fluororubber composition capable of forming crack-resistant seal and crack-resistant seal formed from the composition