Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Asynchronous loading of scripts in web pages
System for determining potential lot consolidation during manufacturing
Mobile communication apparatus
Critical word forwarding with adaptive prediction
Adaptive contact window wherein the probability that an answering user/expert will respond to a question corresponds to the answering users having response rates that are based on the time of
Electrical converter with variable capacitor
  Randomly Featured Patents
Latch assembly for damper
Sleeping bag
Fence post top
Method of manufacturing an electrofusion coupler
Acrylic structural adhesive having improved T-peel strength
Shock-absorbing bicycle frame having two flexible members
Air emission avoidance and tracking through the use of online web conferencing
Controlled deflection front lip for seating
Planar servo write head
Method and system for transacting an anonymous purchase over the Internet