Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Machine shop including computer system that interfaces with different legacy servers
Pattern identification apparatus, control method and program thereof
Power converter for an LED assembly and lighting application
Computer implemented apparatus for generating and filtering creative proposal
Tailoring the band gap of solar cells made of liquid silane by adding germanium
Transparent conductive structure
Preserving privacy of digital communication information
  Randomly Featured Patents
Spiral wound filtration membrane cartridge with chevron seal
Polyetherester resins from diol diesters
Steering wheel lock
Ultra wideband filter based on a pair of cross-coupled transistors
Gas delivery system for semiconductor processing
Safety light
Storage system, and storage control method
Method for checking the operability of an ambient pressure sensor of an internal combustion engine
Almond milk preparation process and products obtained
Radio transmitting apparatus and radio transmission method