Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 18 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Mobile advertising and compensation-verification system
Compositions and methods for lowering triglycerides in a subject on concomitant statin therapy
Methods and devices for enforcing network access control utilizing secure packet tagging
Image forming apparatus having exhaust fan
Veronica plant named `Amethyst Plume`
Method for generating optical codes for a print-context
Stepped delay control of integrated switches
  Randomly Featured Patents
Integrated document delivery method and apparatus
Compositions and methods
Vehicle performance monitoring system
Measuring platform for weight and brake system monitoring
Method and apparatus to produce a GRM lapping plate with fixed diamond using electro-deposition techniques
Ground engaging movable skate brake
Garbage vacuum compactor device
Extender panel for a truck
Method and apparatus for joining a thread
Wire forcing device for a wire take up apparatus