Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Pharmaceutical powder compositions
Redistribution layer (RDL) with variable offset bumps
Data center with free-space optical communications
Shower bench
Focus adjustment unit and optical scanning microscope
Semiconductor memory apparatus
System for hot-start amplification via a multiple emulsion
  Randomly Featured Patents
Computer system for use with a wireless data communication network
Rotary angle detecting device
Repetitive controller having reduced memory elements
Radiation tomography apparatus and radiation tomography method thereof
Treatment of global and focal ischemia using naaladase inhibitors
Wheel speed averaging circuit
Audio accessory for portable digital music player
Self-cooling high nozzle density ink jet nozzle arrangement
Voltage regulator with active turnoff
Gaming machine with chess game feature