Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Verification of computer-executable code generated from a model
Dimmable LED light fixture having adjustable color temperature
Sweetener compositions having enhanced sweetness and improved temporal and/or flavor profiles
Chip on chip semiconductor device including an underfill layer having a resin containing an amine-based curing agent
Optimized delivery of web application code
Systems, methods and apparatus for payment processing
Error recovery storage along a memory string
  Randomly Featured Patents
Manual and electrical pump toothbrushes for dispensing liquid and paste dentifrices
Medicine management apparatus and medicine management system
Reflective layer field blooming layer for lc display
Automatic adjusting R-wave synchronization algorithm for atrial cardioversion and defibrillation
Device for use in removing screw closures from containers
Process for removing flatulence-causing oligosaccharides in legumes
Method and system for adjusting and calibrating circuit parameters
Routing method in a label switching network
Lock with sensor
Computer apparatus and method for merging system deltas