Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Systems and methods for facilitating communication with foundation fieldbus linking devices
Per-request control of DNS behavior
Plasma doping method and plasma doping apparatus
Wiring structure in a semiconductor device, method of forming the wiring structure, semiconductor device including the wiring structure and method of manufacturing the semiconductor device
Methods and apparatus for power amplifier calibration
Methods for fabricating semiconductor devices
Image processing system, image processing method and program for image processing
  Randomly Featured Patents
Vending machine and component parts
Magnetic jewelry clasp
Cooling fluid ejector
Apparatus and method for coding/decoding scalable shape binary image using mode of lower and current layers
Cross handle
Reciprocating saw-blade device
Golf putter head
Electrically erasable memory elements characterized by reduced current and improved thermal stability
Interlock circuit for both electric and manual starting
Crematory urn