Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Linear vibration device
Liquid crystal composition, liquid crystal display using the liquid crystal composition, and method of manufacturing the liquid crystal display
Measuring web page rendering time
Flat protective cover with two degrees of freedom for tool machines
Pyrrole inhibitors of S-nitrosoglutathione reductase
DNSSEC inline signing
Gas dispersion shield method
  Randomly Featured Patents
Method and apparatus for providing position-related information to mobile recipients
Foam material body for a mattress, and element of furniture provided with same
Surface emitting semiconductor laser
Means for sealing the gap between two axially displaceable sealing surfaces
Auto-focus system for video camera
Compliant stiffener for long flexible members
Viscera excision for poultry and the like
Heat-conducting adhesive joint with an adhesive-filled, porous heat conductor
Method and apparatus for supporting different modes of multi-threaded speculative execution
Fuel pump