Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Systems and methods for identifying malicious domains using internet-wide DNS lookup patterns
Antimicrobial polysiloxane materials containing metal species
Activated carbon cryogels and related methods
Badge or pin
Optical sensor and electronic apparatus
Polyfunctional sulfur-containing epoxies and compositions thereof
Nuclear fuel assembly bottom nozzle
  Randomly Featured Patents
Color conversion with toner/ink limitations
Superscalar processor with a multi-port reorder buffer
Faucet spout
Chimeric polyclonal antibodies
Hair treatment formulations containing a water-insoluble polymer having a glass transition temperature of C. to C.
Anti-theft device for attachment of an automobile steering wheel
Continuous flow checkpointing data processing
Evaporation source for evaporating an organic electroluminescent layer
Multi-purpose modular plug crimp tool
Semi-submersible platform