Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Low latency interrupt collector
Sequential control device for a striking mechanism
Method and system for providing intelligent call rejection and call rollover in a data network
Categorizing bit errors of solid-state, non-volatile memory
Catalysts and process for producing aldehydes
Reconfigurable barrel shifter and rotator
  Randomly Featured Patents
Rectangular container assembly
Cellulose based heart valve prosthesis
Mechanical waste mechanism
Positioning of plants in servo systems
Logical unit number increasing device, and logical unit number increasing method
External wall construction
Control system for multiple heating towers a method for heating liquids and distributing operating wear amongst a plurality of heating towers
Method and circuit for reducing battery ripple current in a multiple inverter system of an electrical machine
Apparatus and method for cleaning containers
Exercise device