Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Correlating trace data streams
Systems, methods, and devices for selling transaction instruments via web-based tool
Method of synchronization for low power idle
Cosmetic or pharmaceutical peptides containing uncoded amino acids and their use in the treatment and/or care of the skin, mucous membranes, or scalp
Haloalky -substituted amides as insecticides and acaricides
Antenna tuning on an impedance trajectory
Method for decoding a spatially multiplexed data signal using a maximum likelihood detection
  Randomly Featured Patents
Height adjustable apparatus with radius arm and idlers
Image blur correcting apparatus for use in camera
Brake booster
Fermenting apparatus
Method and an arrangement for obtaining a translatory movement between two mutually contacting bodies
Developer amount regulation blade structure
Portable lid lock
Method for repeatedly using image holding member
Fat composition
Selectable line voltage inverters and associated methods