Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Measurement system service for a vehicle instrument panel
Client network device and method for adjusting parameters of client traffic windows based on discovery of other network devices
Auto-aligning spectroscopy system
Data latch circuit and electronic device
Interface circuit
System and method for employing signoff-quality timing analysis information concurrently in multiple scenarios to reduce dynamic power in an electronic circuit and an apparatus incorporating t
  Randomly Featured Patents
Data flow machine for data driven computing
Watercraft ventilation system
Exhaust gas dilution device
Image input device and image input method
Golf accessory
Non-overlapping qd MRI RF coil
Curve interpolation method
Bicycle or motorcycle handlebar grip
Polyaxial bone screw
Wrap-around carton locking means