Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Redundant power delivery
Structural plasticity in spiking neural networks with symmetric dual of an electronic neuron
Serving base station selection based on backhaul capability
Tread portion of an automobile tire
Re-establishing push notification channels via user identifiers
Display panel and gate driving circuit and driving method for gate driving circuit
Hybrid coatings and associated methods of application
  Randomly Featured Patents
Programmable arrays for data conversions between analog and digital
Methods designing multiple mRNA transcript nucleic acid probe sequences for use in nucleic acid arrays
Cellular component extraction process in a disposable filtration vessel
Computer desk module
Thin film evaluation method, mask blank, and transfer mask
Process for producing polyolefin grafted copolymers
Pilot and data signals for MIMO systems using channel statistics
Method for ventilating secure facility and system and apparatus used therefor
Method for the recovery of gold value