Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Picture information coding device and coding method
Method and structure for forming ETSOI capacitors, diodes, resistors and back gate contacts
Method of manufacturing pipe with branch
Multilayer films having reduced curling
Basket for a dishwasher
Image forming apparatus with enhanced display of guidance information
System, method and computer program product for efficient caching of hierarchical items
  Randomly Featured Patents
Antidecubitis cushion
Telephoto lens
Proximity sensor with health monitoring
Intake system of engine
Self-lubricating member with strip pattern
Granite-like coating
Method of forming a negative resist pattern
Golf ball having a polyurethane cover
Suppression of the formation of noxious substances during chloride processes
Production of aromatic carboxylic acids and recovery of Co/Mn catalyst from ash