Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Liquid crystal display
Processing data using information embedded in a data request
Ink, ink jet recording method, ink cartridge, and ink jet recording apparatus
Vehicle drive control system
Bread basket
Facial recognition using a sphericity metric
  Randomly Featured Patents
Synferon, a synthetic interferon
Aqueous fluorochemical compositions and abrasion-resistant coatings therefrom
Method for measuring suspend-time power consumption in a battery-powered electronic device
End-to-end joining of nanotubes
Combination air abrasive system and laser system for dental applications
Adiabatically reforming a reformed gas for producing methanol
Discontinuous catalytic process for the production of polyamide-6,6
Apparatus for and method of thermoforming plastic cans
Dispensing device
Cartridge belt