Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Transaction cost recovery queue management
Organic light-emitting display and method of manufacturing the same
Collaborative data redundancy for configuration tracking systems
Image processing apparatus, image display apparatus, and image processing method
Method for controlling a motor
Method for combining images and magnetic resonance scanner
Differential ring oscillator and method for calibrating the differential ring oscillator
  Randomly Featured Patents
Hybrid flowmeter that includes an integral vortex flowmeter and a differential flow meter
Method and apparatus for use in producing reconsolidated wood products
Feline hepatocyte growth factor
Helical elevating dispenser for round objects such as candies
Process and device for obtaining pure oxygen
Method and apparatus for stopping well production
Thermal synthesis apparatus
Optical compensation sheet, process for producing the same, and polarizing plate and liquid crystal display device using the same
Tree limb holder