Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Probe card holding apparatus with probe card engagement structure
Peer-to-peer method of deploying and managing executable code and associated plug-ins
System and method for providing a path avoidance feature in a network environment
Front portion of a vehicle, toy, and/or replicas thereof
Liquid crystal display device
Three-dimensional holographic display using active shutter
Systems and methods for processing telephone calls
  Randomly Featured Patents
Load detecting device
Bottle opener
Optical coupling device
Optical time domain reflectometry method and apparatus
Optical microstructures for light extraction and control
Radio frequency power semiconductor device package comprising dielectric platform and shielding plate
Baby monitor transmitter
Power saw having an ergonomically-designed handle and safety switch
Toilet paper storage cabinet and dispenser