Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Stereoscopic editing for video production, post-production and display adaptation
Music composition automation including song structure
System and method for creating, managing and trading hedge portfolios
Notification systems and methods that consider traffic flow predicament data
Electronic device package and fabrication method thereof
Method for controlling a motor
Method for radiation sterilization of medical devices
  Randomly Featured Patents
Intelligent patch checker
Wireless multiflashlight apparatus for a photographic camera
Removable sealing gasket for distributor segments of a jet engine
Process for the isomerization of N-alkenes
Flywheel assembly
Chassis captivation arrangement for vibration attenuation
Vehicle information acquisition system including capability to obtain information in blind spots
Light integrator using an end-supported glass rod for enhanced uniformity and robust support
Pigment dispersion
Cable actuator assembly