Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Image processing device, image forming apparatus, and non-transitory computer readable recording medium
Thermally efficient busway
Method of forming an isolation structure
System and method of supplying an electrical system with direct current
Secure service for enabling communication for calling party when communication service for called party is suspended
Air scent dispenser
System for encrypting and decrypting a plaintext message with authentication
  Randomly Featured Patents
Saturation monitor and process
Radiation image read-out method and apparatus
Leg-stretching device and method
Stabilized controlled release substrate having a coating derived from an aqueous dispersion of hydrophobic polymer
High frequency MOS fixed and variable gain amplifiers
Folder with calculator
Method using composition to reduce cutting head wear
Targeted information display
Swivel attachment and branch line restraint