Resources Contact Us Home
Fully-buffered dual in-line memory module with fault correction

Image Number 11 for United States Patent #8103921.

A memory system including a first memory, a content addressable memory, a testing module, and a memory controller. The first memory includes first memory cells. The content addressable memory includes second memory cells and is configured to store addresses of selected ones of the first memory cells, store data having the addresses in corresponding ones of the second memory cells, and retrieve the data from the corresponding ones of the second memory cells. The testing module is configured to determine a number of the first memory cells that fail at a first refresh rate. The first refresh rate corresponds to a time period between refreshing the first memory cells. The memory controller is configured to, based on the number of the first memory cells that fail at the first refresh rate, maintain the first refresh rate, and increase the first refresh rate.

  Recently Added Patents
Onboard charging control apparatus for controlling charge to secondary battery
Method and apparatus for service identification in a wireless communication system
System for automatically gathering battery information
Method and apparatus for inter-processor communication in mobile terminal
Minute impedance variation detection device
Flash sector seeding to reduce program times
  Randomly Featured Patents
Integrated circuit package system with lead locking structure
Aerosol container with flameless delivery valve
Systems and methods of producing a crude product
Bootstrapping sense characterizations of occurrences of polysemous words in dictionaries
Method of and apparatus for making up a threaded connection
Phone video mobile internet television (TV) and cellular system
Composition for eliminating microbridging in chemically amplified photoresists comprising a polymer blend of a poly(hydroxystyrene) and a copolymer made of hydroxystyrene and an acrylic monome
Flash analog-to-digital converter
Apparatus and method for shielding a circuit from electromagnetic interference
Process for preparing procyanidin(4-6 or 4-8) oligomers and their derivatives