Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Object identification parameter learning system










Image Number 14 for United States Patent #8103091.

It is to learn an object identification parameter while suppressing an influence of the background area. The object identification parameter learning system includes: a feature extracting device for obtaining a feature of an object from the image; a background specifying device for specifying a background area of the image; a background replacing device which replaces feature components corresponding to the background area of the feature with other values; and an identification parameter update device for updating the identification parameter based on the feature components replaced by the background replacing device. The identification parameter can be learnt by generating a plurality of pieces of feature data of the object with different backgrounds from a single object image through replacing the background area of the feature of the object.








 
 
  Recently Added Patents
Rotation angle sensor
Compact light shield for flash photography
Method for conductivity control of (Al,In,Ga,B)N
Method of transmitting and receiving a paging message in a mobile communication system
Fuel cell system, and electric vehicle equipped with the fuel cell system
Dispensing of restricted goods
Taxi cab key chain
  Randomly Featured Patents
Method and a device for re-transmitting data transfer packets
Method for recovering and treating brine from water softener regeneration
Stabilization of flame retardant polycarbonate-polyester compositions
Method and computer-readable medium for consistent configuration of language support across operating system and application programs
Roll up tonneau cover system
Exhaust gas purifying system of internal combustion engine
Thin-film ultrasonic probe having a flexible membrane
Wire cover for a connector
Network on chip with low latency, high bandwidth application messaging interconnects that abstract hardware inter-thread data communications into an architected state of a processor
Lane divider