Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Amide derivatives, process for preparation thereof and use thereof as insecticide
Integrated emergency medical database system
Method for driving electrophoretic display device, electrophoretic display device, and electronic device
System and method for providing dynamic navigation through a property to a selected destination
Control unit including a computing device and a peripheral module which are interconnected via a serial multiwire bus
Prevention and treatment of oxidative stress disorders by gluthathione and phase II detoxification enzymes
Method and system for reduction of quantization-induced block-discontinuities and general purpose audio codec
  Randomly Featured Patents
Removal of surface-wave noise in seismic data
Voltage monitoring circuit in an integrated circuit
TFT substrate and manufacturing method thereof
Scrubber with hydraulic squeegee lift
Chair with ornamental back
Ink stick for phase change ink jet printer
AA alkaline battery
Novel piperidine derivatives
Guerbet alkyl ether mono amines
Thermally responsive electrical switch