Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Dehydratable hygiene articles
Use of emerging non-volatile memory elements with flash memory
Optoelectronic devices and a method for producing the same
Active pellet without chemical additives
Storage device, data processing device, registration method, and recording medium
Pausing multimedia data streams
Computer system and volume migration control method using the same
  Randomly Featured Patents
Method of treating rubbish or waste and improved press for implementing it
Wrap-back test system and method
Methods and apparatus for efficiently using fluids in a slide stainer
Production of hydroxymethylbutenoic acids via oxidation
Fiber-reinforced moldable sheet and process for preparation thereof
Systems and methods for selectively masking a scan volume of a data reader
Method for the production of quality steels
Method for treating an inflammatory disease
Method and apparatus for determining the alignment of motor vehicle wheels