Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Methods and systems for presenting an inhalation experience
Laser processing a multi-device panel
Intraoral camera for dental chairs
Diagnostic data interchange
Method of making a CIG target by cold spraying
Configurable memory controller/memory module communication system
Electrode binder composition, electrode slurry, electrode, and electrical storage device
  Randomly Featured Patents
Oxygen sensor with heater
Method for hardening steel
Remote control device for a target designator from an attack module, attack module and designator implementing such device
Shadow box carton with strut improvement
Hair dryer
Electrically modifiable product labeling
Composition for dyeing keratinous fibers, comprising at least one polycarboxylic acid or a salt, ready-to-use composition comprising it, implementation process and device
Adjustable racking system for solar array and method of construction of a solar array