Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Parasitic element compensation circuit and method for compensating for the parasitic element
Substrate processing apparatus and display method of substrate processing apparatus
Device and method including a soldering process
Mobile electronic device
Nanocatalysts structure, process for the preparation and use thereof
System and method to assess serviceability of device
  Randomly Featured Patents
Methods for minimizing component shift during soldering
Marine impeller tester
Method of making mixed metal oxide coated substrates
Polysilazane thermosetting polymers for use in chromatographic systems and applications
Self-propelled disk harrow
Distributed trellis encoder
Golf bag
Device for regulating the intake air temperature in an internal combustion engine
Use of protein C in the treatment of purpura fulminans
Method for converting an analog picture signal into an amplitude-discrete output signal