Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Composable SQL query generation
Barrel-type fish/particle screen with adjustable flow distribution and debris removal
Household electric appliance having a piezoelectric pump
Speculative writestream transaction
Cleaning systems and methods for cleaning containers having non-vertical sidewalls
Electro-optic device and electronic apparatus
Telecommunications wire having a channeled dielectric insulator and methods for manufacturing the same
  Randomly Featured Patents
Interface device between an ATM equipment and a transmission channel having a synchronous wireless link
Wine and spirits fermentation vessel
Apron for a rotating tabletop game
Track lighting fixture
Discharge lamp with interference shielding
Rotatable door mirror for a motor vehicle
Filtration apparatus
Geared cam locking differential