Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Display for displaying three-dimensional images and method for displaying three-dimensional images
Systems, methods and apparatus for payment processing
Method and apparatus for providing seamless call handoff between networks that use dissimilar transmission methods
Method for automatically estimating inertia in a mechanical system
Active element machine computation
Vehicle fender
Message value indicator
  Randomly Featured Patents
External procedure invocation apparatus utilizing internal branch vector interrupts and vector address generation, in a RISC chip
Spacer type optical fiber cable
Method and apparatus for releasing a submerged life raft
Plug flow process for the production of chlorine dioxide
Implantable device with a charging current feed arrangement which has a receiving coil
Light emitting module, backlight unit, and display apparatus
Expansion tube joint and assembling method thereof
Gamma correction circuit
Container for magnetic tape cassette
Image acquisition and enhancement method and system