Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
System and method of detecting and locating intermittent and other faults
Pre-sealing unit for wire-cut electric discharge machine
Process for producing polyols
Plants and seeds of hybrid corn variety CH336383
Binary-to-gray converting circuits and gray code counter including the same
Remote ignition system for a vehicle and method for securing a remote ignition function
Memory device and semiconductor device
  Randomly Featured Patents
Reinforced connector
Baggage bridge apparatus
Method for producing highly concentrated formaldehyde solution
Vehicle stand
CRC counter normalization
Methods and apparatus for regenerating track crossing signals for searches across unrecorded areas on read/write optical discs
Configuration in a configurable system on a chip
15,15-dialkyl-substituted derivatives of estradiol
System and method for telemarketing through a hypertext network
Sheets made of filled polymer compositions