Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
3,7-diamino-10H-phenothiazine salts and their use
Web-based system and method for video analysis
Phospholipid-based powders for drug delivery
Photoelectric conversion apparatus
Method for designing sunlight-reflection and heat-radiation multilayer film
State detection device, electronic apparatus, measurement system and program
Portable stand
  Randomly Featured Patents
Cargo compartment organizer
Covering for an inflatable body of an apparatus for pressing items of clothing, and apparatus for pressing items of clothing equipped with the covering
Display container
Filler insert for a wall baseboard assembly in a space divider system
Method of producing epitaxial layers of II-VI semiconductors with high acceptor concentrations
In-line annular seal-based pressure device
Control of centrifuges
Device for optical pumping solid state lasers
Treatment for upper respiratory tract infections with potassium salts
MISFET semiconductor device having relative impurity concentration levels between layers