Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Methods for diagnosing irritable bowel syndrome
Process for brominating unsaturated organic compounds with removal of quaternary ammonium or quaternary phosphonium monochlorides
Probe for ultrasound diagnostic apparatus
System and method for optimizing use of plug-in air conditioners and portable heaters
Method and system for filtering noises in an image scanned by charged particles
Image reading apparatus
  Randomly Featured Patents
Hair accessory
Cymbal damper
Closed loop control of photoreceptor surface voltage for electrophotographic processes
Edge detector circuit and oscillator using same
Pair of snappingly engageable members
Digital mixing system, engine apparatus, console apparatus, digital mixing method, engine apparatus control method, console apparatus control method, and programs executing these control metho
Balanced armature type relay
Rotor for weft feeding device for weaving looms
System for operating a portable lamp
Glow in the dark rosin