Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Memory device bit line sensing system and method that compensates for bit line resistance variations










Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.








 
 
  Recently Added Patents
Method for producing (meth)acrylic anhydride, method for storing (meth)acrylic anhydride, and method for producing (meth)acrylate
Power-on reset circuit
Methods and devices for rapid and specific detection of multiple proteins
Liposomes with improved drug retention for treatment of cancer
Wire catalyst for hydrogenation/dehydrogenation reaction and manufacturing method therefor
High productivity single pass scanning system
Multiplanar image displays and media formatted to provide 3D imagery without 3D glasses
  Randomly Featured Patents
High-pressure discharge lamp having a pulse starting device, and operating method for a high pressure discharge lamp
Plural document image processing display for work stations
Adjustable clamp for conductors
Portable parts washer
Controlled starting and braking of an internal combustion engine
Golf club head
System, server and method for providing supplementary information service related to broadcast content
Recording head cap arrangement
Multi-phase alternating current machine with stepped stator
System and method of training a transmit/receive system