Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Wild card auto completion
Watch chain
Method and system for detecting center pivot collision
Transitional replacement of operations performed by a central hub
Method and apparatus for communications
Inter-cell power control in the presence of fractional frequency reuse
Display apparatus
  Randomly Featured Patents
High speed, automated, continuous flow, multi-dimensional molecular selection and analysis
System and method for reconnecting a disconnected low priority call in a mobile telecommunications network
Protective coatings and coating compositions
Apparatus for parallel aligning elongated workpieces
Method and apparatus for efficient command queuing within a serial ATA environment
Swivel broom
Hydraulic elevator
Cryogenic tank
Roll position setting method of Sendzimir mill
Industrial luminaire housing