Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Solid-state imaging apparatus
LED string with a capability to maintain a current path and LED unit thereof
HYR1 as a target for active and passive immunization against Candida
Multibranched polymer and method for producing the same
Systems and methods for generating customized user interfaces
Method and system for providing intelligent call rejection and call rollover in a data network
Technique for effectively providing program material in a cable television system
  Randomly Featured Patents
Method and apparatus for print verification
Load balanced coolant fitting
Fluorescent dyes, fluorescent dye kits, and methods of preparing labeled molecules
Apparatus and method for reducing programming cycles for multistate memory system
Vehicle sun visor clip
Control of battery charging power
Space heaters
Relay multiplexer system and method for improved debounce of relays
Method and system for providing common coordination and administration of multiple snapshot providers
Electro-optical device and driving method for the same