Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Integrated touch screen
Visualization of information associated with applications in user interfaces
Wine bottle
Image forming apparatus
Integrated circuit packaging system with an encapsulation and method of manufacture thereof
Solid-state image pickup element, method of manufacturing the same, and image pickup apparatus including the same
Systems and methods for dynamically modifying subcriber service profile stored in home location register while roaming in wireless telecommunication networks
  Randomly Featured Patents
Thermoplastic caster assembly
Vaporized hydrogen peroxide probe calibration rig
Method of processing seismic data
Electrical connector
Seed magazine
Drawer with integrated concealed sides and bottom
Dual-band, dual-mode power amplifier
Electrical connector
Instant abdomen exerciser