Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Charge domain filter and method thereof
Wireless communication power control
Integrated disk driving module including a stepping motor integrally formed with a base unit
Single-pass Barankin Estimation of scatterer height from SAR data
Inductive antenna coupling
Delay lines, amplifier systems, transconductance compensating systems and methods of compensating
Process for producing a plasma protein-containing medicament with reduced concentration of citrate and metals
  Randomly Featured Patents
Marine transmission with synchronized engagement of a dog clutch
Fixing unit controlling apparatus and image forming apparatus including the same
Apparatus for converting a carton or the like into a preselected configuration
Silicate-based corrosion inhibitor
Tissue culture of lichens
Molded surfaces of a concrete product
Ink-jet pocket printing
Roller skate with integral ratchet means
Gene silencing using mRNA-cDNA hybrids
Beat-less controller for permanent magnet motor