Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Local call local switching at handover
Watch chain
Wall flow type exhaust gas purification filter
Unsupervised document clustering using latent semantic density analysis
Systems and methods for detailed error reporting in data storage systems
Ni-, Co-, and Mn- multi-element doped positive electrode material for lithium battery and its preparation method
Tactile output device for computing device notifications
  Randomly Featured Patents
System and method for MPEG CRC error based video network fault detection
Connector device for light waveguides
Liquid crystal display and method of manufacturing the same
Method and system for registering abbreviated dialing numbers
Via intersect pad for electronic components and methods of manufacture
Multi tread segmented self deploying roll up ramp
Pressure regulator
Starches with an improved flavor
Profiling frequencies of receptor heterodimers
Electromagnetic stylus force adjustment mechanism