Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Configurable pitch reducing optical fiber array
Hemostatic devices and methods of making same
Pressure-sensitive adhesive composition having an improved release behavior
Cytokine biomarkers as predictive biomarkers of clinical response for Glatiramer acetate
Method and system for producing fluoride gas and fluorine-doped glass or ceramics
Lead frame array package with flip chip die attach
Playback device for stereoscopic viewing, integrated circuit, and program
  Randomly Featured Patents
Furrow opener and follower blade
Method for offloading and storage of liquefied compressed natural gas
Collapsible high chair
Computer with network detecting module and method for controlling computer when detecting network connection
Adjustable hanger for inner production riser
Power converter
Amperometric sensor for single and multicomponent analysis
Crystalline aluminophosphate compositions
Method and apparatus of ignition timing control
Printer-plotter and method for printing and cutting