Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Vehicle front fender
Apparatus and method for recording reboot reason of equipment
Pre-fetching map data using variable map tile radius
Driving support device, method, and program
Device, system, and method for logging near field communications tag interactions
Stable light source device
Fire detector
  Randomly Featured Patents
Illuminated fishing rod
Concentrator for speech telephones and method of communication over LAN using same
Virtual printer
Current overload tripping device with leading tripping action
Mobile terminal and method of transferring or receiving data using the same
Putting method and apparatus
Real time pavement profile indicator
Hollow package and method for fabricating the same and solid-state image apparatus provided therewith
Method and apparatus for improving the sensitivity of a gamma camera
Electric vehicle with battery box arrangement