Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Flame retardant thermoplastic elastomers
Automated hotfix handling model
Catalysts for hydrodeoxygenation of polyols
Method for forming a semiconductor device using selective epitaxy of group III-nitride
Lubricant coating device and image forming apparatus
Detection of code-based malware
Braided boomerang pet toy
  Randomly Featured Patents
Car trunk caddy
Thermostatically controlled enclosure for temperature sensitive equipment
Video monitor adjustment system
Pinch valve and method for fabrication
Method of using a paper packing product to store/ship plants with exposed roots
Shaped microperforated polymeric film sound absorbers and methods of manufacturing the same
Utility vest
Cermet tool and method for manufacturing the same
siding panel
Charged particle beam test system