Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Digital rights management for media streams
Use of Lactobacillus for liver protection
Plants and seeds of hybrid corn variety CH260114
Methods for enhancing tantalum filament life in hot wire chemical vapor deposition processes
Display screen with graphical user interface
Nanoparticle entrapment of materials
Fuel cell module
  Randomly Featured Patents
Reinforcing bracket for trailer-frame butt joints
Valve timing control system for internal combustion engine and method for assembling same
Separation of insoluble material from coal liquefaction product by gravity settling
Non-invasive measurement of blood analytes
Slide control valve
Low dropout voltage regulator for slot-based operation
Removable isolation baffle for wastewater conduit
Method of anchoring fastening tabs to side portions of a disposable sanitary garment and a disposable sanitary garment comprising fastening tabs anchored by said method
N x M optical switch
Gripper feed system for blanking presses or the like