Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Apparatus and method for adapted deblocking filtering strength
Optimization of packaging sizes
Lead frame array package with flip chip die attach
Method for exchanging data concerning an electronic transaction
Metal colloidal particles, metal colloid and use of metal colloid
Enterprise seamless mobility
Systems and methods for controlling phasing of advancing substrates in absorbent article converting lines
  Randomly Featured Patents
Cold pressure weld, and low-pressure piping system capable of being made with this cold pressure weld
Process for the electrolytic deposit of chromium
Moldable dental material composition
Flowering induction
Method and apparatus for monitoring the state of the battery of a hybrid electric vehicle
Thin-film structure with tapered feature
Backup protection device
Mobile communication terminal provided with handsfree function and controlling method thereof
Adjustable and configurable exercise machine
Game piece and method of playing game using same