Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Once daily formulations of tetracyclines
Wrench head
Mobile terminal and controlling method thereof
Low-complexity motion vector prediction systems and methods
Differentiated PSIP table update interval technology
Method and system for providing intelligent call rejection and call rollover in a data network
Methods of saccharification of polysaccharides in plants
  Randomly Featured Patents
Temperature responsive flow control valve apparatus
Rain gutter cover
Modularized custom beverage brewer
Method for establishing a route via a communications network
Pivot connections for use with mine roof supports
Package for film product
Torus type nuclear fusion apparatus using deuterium or tritium as fuel
System for modification of the vibrational properties of a ski
Outsole of a shoe
Power unit of a saddle-seat vehicle