Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Remotely provisioned wireless proxy
Cake knife handle
Far field telemetry operations between an external device and an implantable medical device during recharge of the implantable medical device via a proximity coupling
Anti-GITR antibodies
Double diffused metal oxide semiconductor device and manufacturing method thereof
Method and apparatus for controlled reoxygenation
Curved structural part made of composite material and a process for manufacturing such a part
  Randomly Featured Patents
Quick change kit for fluid jet loom
Method of operating a combined cycle power plant
Electrical connection terminal
Selection of a lookup table with data masked with a combination of an additive and multiplicative mask
Apparatus for searching TCP and UDP sockets
Shaving/cutting device with directly deposited razor structures
Shape lockable apparatus and method for advancing an instrument through unsupported anatomy
Electrical connector with ESD protection
Proteinoid emulsions and methods for preparation and use thereof