Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Spreading technique applied to broadband mobile communications by satelite relying on DVB-RCS
Digital photographing apparatus, method of controlling the same, and recording medium for the method
Method and system for filtering noises in an image scanned by charged particles
Identifying conceptually related terms in search query results
Large scale data storage system with fault tolerance
Single-wavelength correction method for luminescent homogeneous biological assay
  Randomly Featured Patents
Solid state image sensor with fixed pattern noise reduction
Apparatus for automatically measuring the viscosity of liquids
Integrated organ circuit
Electrostatic copying machine
Battery pack
Internal combustion engine with cylinder head having directed cooling
Uses of 4-methyl-5-hydroxy-hexanoic acid lactone
Cartridge embolic protection filter and methods of use
Frame for a CD/DVD
Automatic layout machine for tire tread patterns