Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Method for switching between virtualized and non-virtualized system operation
Cascode circuit device with improved reverse recovery characteristic
Electrophoretic element and display device
Cognitive radio cooperative spectrum sensing method and fusion center performing cognitive radio cooperative spectrum sensing
Method for media access controlling and system and method for channel time reservation in distributed wireless personal area network
Managing imaging of computing devices
Voltage detecting device for LED driver
  Randomly Featured Patents
6-(substituted methylene) penems and intermediates
4-phenyl-1-piperazinyl, -piperidinyl and -tetrahydropyridyl derivatives
Method and apparatus for an air inlet in a cooking device
Air dryer module
Assessing immunological state of transplant recipients
Method for producing capacitors having increased surface area for dynamic random access memory
Semiconductor package
Media return system
Heated windshield wiper