Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
Laboratory spatula
Chip on chip semiconductor device including an underfill layer having a resin containing an amine-based curing agent
Sense-amplifier monotizer
Light emitted diode
Electronic apparatus and manufacturing method of electronic apparatus
Authentication service
Polymers derived from benzobis(silolothiophene) and their use as organic semiconductors
  Randomly Featured Patents
System and method for routing calls associated with private dialing plans
Device and method for prosody generation at visual synthesis
Deposition and patterning of boron nitride nanotube ILD
Semiconductor integrated circuit designing method, semiconductor integrated circuit designing apparatus, and recording medium storing semiconductor integrated circuit designing software
Timer associated with CB relay
Inertia brakelight flasher
Thiophene based fugitive colorants
Self contained gas discharge device
Dual sided foot file