Resources Contact Us Home
Memory device bit line sensing system and method that compensates for bit line resistance variations

Image Number 7 for United States Patent #8102723.

Systems, devices and methods are disclosed, such as a system and method of sensing the voltage on bit lines that, when respective memory cells coupled to the bit lines are being read that compensates for variations in the lengths of the bit lines between the memory cells being read and respective bit line sensing circuits. The system and method may determine the length of the bit lines between the memory cells and the sensing circuits based on a memory address, such as a block address. The system and method then uses the determined length to adjust either a precharge voltage applied to the bit lines or the duration during which the bit lines are discharged by respective memory cells before respective voltages on the bit lines are latched.

  Recently Added Patents
MCPIP as wound therapy
Very extremely thin semiconductor package
Maternal sialic acid supplementation
Maize hybrid X95C359
Integrated ambient light sensor and distance sensor
Method and apparatus to exchange information with a local storage device
Method and system for sharing speech processing resources over a communication network
  Randomly Featured Patents
Container production process
Communication apparatus and protocol processing method
Reflector assembly for a luminaire
Arrow lubricant container-applicator system
Beverage glass with internal decanting, filtering, mixing and aerating cell
Multiple single frequency laser system and method of optical manipulaton of molecules
Color filters and sequencers using color selective light modulators
Retractable limb guard
Paperless fireworks
Recording and reproducing apparatus provided with probe memory