Resources Contact Us Home
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography

Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.

  Recently Added Patents
Electric vehicle charging station parking meter systems
Multi-dimensional tuple support in rule engines
Systems and methods for processing telephone calls
Circuit board having semiconductor chip embedded therein
ZNF217 a new prognostic and predictive biomarker of recurrent invasive and metastatic phenotypes in breast cancer
Efficient implementation of hash algorithm on a processor
Test method for inspection device, particularly for label seating inspection device
  Randomly Featured Patents
Burial casket with memorabilia tray pivotable into and out of the casket
Extrusion for a frame
High caustic coupling process for preparing substituted 2-nitro-2'-hydroxyazobenzenes
Technique for efficiently accessing telephone messages
Escalator broken roller detector
Assembly on a chain sheave/chain-rope system
Speed change ratio control unit for continuously variable transmission
Semiconductor color-tunable broadband light sources and full-color microdisplays
Linear modulation using a linear and a non-linear amplifier
Alkali metal electrochemical cell activated with a nonaqueous electrolyte having a sulfite additive