Resources Contact Us Home
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography

Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.

  Recently Added Patents
Method and system for the geolocation of a radio beacon in a search and rescue system
Drive coil, measurement probe comprising the drive coil and methods utilizing the measurement probe
Optical angular position detection apparatus and method
Systems and methods for facilitating communication with foundation fieldbus linking devices
Encoder that detects positional information of a moving body generating interference fringes that move in opposite directions
Method and device for detecting the dysfunction of a gas pressure sensor in a vehicle tire
  Randomly Featured Patents
Base bleed unit
Dual channel heterostructure
Attic lift system and method
Magnetic pole insensitive switch circuit
Variable density board having improved thermal and acoustical properties and method and apparatus for producing same
Dispersions of microemulsions in hydrogels for drug delivery
Compressed air flow regulating devices
Inkjet printing apparatus and inkjet printing method
Method and device for sensing alignment
Cart moving machine