Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Electron-beam lithography method with correction of line ends by insertion of contrast patterns
Network fault detection
Nonvolatile semiconductor memory device and method for controlling the same
Method and apparatus for performing real time anomaly detection
Charging member, electrophotographic apparatus, and process cartridge
Baseball player stationery tab
Image processing system and method
  Randomly Featured Patents
Apparatus for reproducing digital audio and video data
Polypropylene graft copolymer/fluorinated polyolefin blends
Needle transfer device
Tamper indicator for a blister package and method of assembly
Process and apparatus for sharpening of knives
Fuel rail and wiring harness management assembly
Flange alignment tool and method
Nucleic acids and methods for the discrimination between syncytium inducing and non syncytium inducing variants of the human immunodeficiency virus
Shower bar
Collagen threads