Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Light-emitting element, light-emitting device, and electronic device
Semiconductor element-embedded wiring substrate
System and method for netbackup data decryption in a high latency low bandwidth environment
Interferer region identification using image processing
Storage apparatus and method including page discard processing for primary and secondary volumes configured as a copy pair
Autonomous adaptation of transmit power
Electronic device and control method therein
  Randomly Featured Patents
Circuit and method for dynamic current compensation
TV antenna support
Magnetic recording disk having a transition zone
Metal gasket
Representing a printed product using pixel opacity and color modification
Optical modulator
Apparatus and method for forming fibers from thermoplastic fiberizable materials
Purse
Stroke adjusting mechanism of blind nut setting tool
Removable and transportable hard disk subsystem