Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Resin composition and molded article
Liquid crystal display device with a control mechanism for eliminating images
Network client validation of network management frames
Apparatus and method for multiplying frequency of a clock signal
Low power voltage controlled oscillator (VCO)
Organic light emitting display apparatus
Case for a tablet computer
  Randomly Featured Patents
Rotary cutting mechanism
Method and apparatus for detection of magnetization
Oxidation catalyst prepared with NH.sub.3
Bubbling system
Ranking search results by reranking the results based on local inter-connectivity
Multiplex data transmitting and receiving equipment
Carbon measurement in aqueous samples using oxidation at elevated temperatures and pressures
Antidrop protector for sheet-stacking apparatus
Methods using well drilling fluids having clay control properties
Image forming method, optical scanning apparatus and image forming apparatus