Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Methods for processing 2Nx2N block with N being positive integer greater than four under intra-prediction mode and related processing circuits thereof
Personalized location information for mobile devices
Image processing system and method
Application authentication system and method
System and method for text input with a multi-touch screen
System and method for providing radio communication in a land mobile radio system
Use of Lactobacillus for liver protection
  Randomly Featured Patents
Image-processing method and recording medium in which such an image-processing method is recorded
Sized glass fibers intended for reinforcing polymers
Electrical power transmission system
Apparatus for direct measurement of displacements with a holographic scale
Fuel cell structures and assemblies
Electrical switch actuator
Wrench extension tool
Well drilling tool
Method and apparatus for detecting an attempted three-way conference call on a remote telephone
Quick disconnect coupler and safety check valve