Resources Contact Us Home
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography

Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.

  Recently Added Patents
System, method and computer program product for efficient caching of hierarchical items
Wound dressings
Moulded tie strips
Semiconductor arrangement with a solder resist layer
Digital fine delay processing
Method of operating a split gate flash memory cell with coupling gate
Temporary protective cover for an exposed junction box
  Randomly Featured Patents
Complex of tea-leaf extract and active aluminum hydroxide
Surface configuration of pieces or members of a radiator grill
Detecting hidden auxiliary code signals in media
Compact disc carrying case with a single speaker
Ice making and dispensing method and apparatus with increased sanitation
Process for continuous treatment, preferably dyeing, of textile material in rope form
Context management system for a network including a heterogenous set of terminals
Yarn feeder for circular knitting machine
Seal for sodium sulfur battery