Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Stabilization of dicarbonate diesters with protonic acids
Remote device pairing setup
Plastic floor-wall transition methods, materials, and apparatus
Pixel structure of organic light emitting device
Power conversion device and method for controlling thereof
5-HT.sub.3 receptor modulators, methods of making, and use thereof
Cell surface display, screening and production of proteins of interest
  Randomly Featured Patents
Shroud honeycomb cutter
Approximate calculation of 2D matrix entries via GPU
Signal transmission unit
Multilayer control of gobo shape
Filtering and managing electronic mail
Winged catheter placement assembly
Method for heterogeneous system configuration
Input signal redriver for semiconductor modules
Distortion measurement system
Antiproliferative activity of the leiodermatolide class of macrolides