Resources Contact Us Home
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography

Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.

  Recently Added Patents
Chip on film (COF) package having test line for testing electrical function of chip and method for manufacturing same
Wideband multi-channel receiver with fixed-frequency notch filter for interference rejection
Method and system for cooling of integrated circuits
Scale information for drawing annotations
Signal activated molecular delivery
Method for restricting the use of an application program, system for authenticating the user of a measuring apparatus, authentication server, client apparatus and storage medium
Accessory sleeve
  Randomly Featured Patents
Method of enforcing a policy on a computer network
Reinforcements for pultruding resin reinforced products and novel pultruded products
Insulating polymer wall panels
System and method for actuating keys with different lever advantages
Screw rotor lobe profile for simplified screw rotor machine capacity control
Specific gravity responsive control of BMCI in aromatic extract oils
Combustion-thawed fuel cell
Modularized metal-air battery and method for manufacturing the same
Flexible, continuous, axially elastic interstitial brachytherapy source