Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Simultaneous enhancement of transmission loss and absorption coefficient using activated cavities
Amide derivatives, process for preparation thereof and use thereof as insecticide
Wire guide
Error detection and recovery tool for logical volume management in a data storage system
Nucleotide sequence coding for variable regions of .beta. chains of human T lymphocyte receptors, corresponding peptide segments and the diagnostic and therapeutic uses
Expressive grouping for language integrated queries
Messenger bag
  Randomly Featured Patents
Method and system for controlling engine ignition timing
Protecting cover and LED lamp tube having the same
Rotary reciprocating internal combustion engine
Power supply device and air conditioner using the same
Flat panel display with integrated electromagnetic pen digitizer
Fish pond filter system
Reinforced concrete building and method of construction
Memory card having a recessed portion with contacts connected to an access card
Back light unit and liquid crystal display using the same
End cap arrangement utilizing large headed bolts and single end wall stop