Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Estimating travel time
Non-transitory computer readable recording medium storing print management program, print management device, print management method, and print system
Support for a parameterized query/view in complex event processing
Method for generating multi-antenna signals
Transmission terminal, transmission system, transmission method, and recording medium storing transmission control program
Modular microscope construction
White polyester film and surface light source therewith
  Randomly Featured Patents
Illuminated article-locator
Shared memory management
Mass terminating wires to electrical connectors
2-Deoxystreptamine derivatives, pharmaceutical compositions thereof and therapeutic methods using same
Slide rail for a vehicle seat
Metal atom containing epoxy resins
Isolation circuit
Sampling device for a gas analyzer
Method of fabricating semiconductor device by exposing resist mask
Method and system for fabricating optical film using an exposure source and reflecting surface