Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Verifiable service policy implementation for intermediate networking devices
Methods and system for providing drug pricing information from multiple pharmacy benefit managers (PBMs)
Headset systems and methods
Handbag
Encoder that detects positional information of a moving body generating interference fringes that move in opposite directions
Systems and methods for providing live voicemail to a mobile handset
Method and apparatus for providing auto-completion of information
  Randomly Featured Patents
Tensioning device for the driving spring of an energy store for electrical switches
Resealing overcap for a container
Phenylcyclohexanes and a liquid-crystalline medium
Multiband antenna using whip having independent power feeding in wireless telecommunication terminal
Wireless communication cost prediction for mobile device
Particle detecting instrument with sapphire detecting cell defining a rectangular flow path
Papermaker's felt with grooved surface
Worm guarantee storage device employing block write inhibition information
RF power monitor utilizing bi-directional coupler
Calculator