Resources Contact Us Home
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography

Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.

  Recently Added Patents
Secure soft SIM credential transfer
Power saving methods for wireless systems
Display device and projector
Message value indicator
Electronic component
Method of optimizing air mover performance characteristics to minimize temperature variations in a computing system enclosure
Network traffic demotion
  Randomly Featured Patents
Feedthrough assembly for lithium-iron sulfide cell
Dynamic hip splint
Photochromic lens substrate
Hydrostatic front wheel drive system
Process for producing metal oxide superconductor-polymer composites and composites thereby formed
Communication system, information processing apparatus, computer-readable storage medium having program stored therein, and information processing method
Low profile ballast box with rotatable connection
Horizontal centrifuge rotor
Use of a layout-optimization tool to increase the yield and reliability of VLSI designs
Vacuum cleaner floor tool