Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Data center with free-space optical communications
Dual source mass spectrometry system
Laser processing a multi-device panel
Roll of continuous web of optical film laminate and production method therefor
Metal colloidal particles, metal colloid and use of metal colloid
Key management using quasi out of band authentication architecture
Low powered activation arrangement and method thereof
  Randomly Featured Patents
Wingsail flap deflection system
Combination liquid trapping suction accumulator and evaporator pressure regulator device including a cartridge type expansion valve
Recycling trash bag arrangement
Pressure gauge overpressure safety release
Delamination test apparatus and method
Method of preparing and using acidizing and fracturing compositions, and fluid loss additives for use therein
Battery unit
Substrate processing system and substrate processing method
Dynamically setting the optimal base addresses of process components
Anchor plate tire having a sub-lug equipped anchor plate