Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Optical receiver and optical transfer apparatus
Method for manufacturing a turbine engine vane
Terminal and method of controlling the same
Programming of DIMM termination resistance values
Direct file transfer between subscribers of a communications systems
3D structured memory devices and methods for manufacturing thereof
System and method for displaying relationships between electronically stored information to provide classification suggestions via inclusion
  Randomly Featured Patents
Hand-guided motor driven working device
Toothbrush cover
Bag-boxing apparatus and method
Virtual machine system having an extended storage
ITO film contact structure, TFT substrate and manufacture thereof
Gradation conversion calibration by comparing grayscale and color chart measurements to target values and repeated correction amount calculations to tolerance values
Calcium receptor-active compounds
System for the protection of the delivery end of a rotary kiln
Adjustable reinforcing hinge
Method for producing a curable aqueous polymer dispersion