Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Masking method and apparatus
Illumination apparatus for microlithography projection system including polarization-modulating optical element
Treatment of diabetes with milk protein hydrolysate
Lightning-protective explosion-preventive fastener
Cytokine receptors associated with myelogenous haematological proliferative disorders and uses thereof
Selective high frequency spinal cord modulation for inhibiting pain with reduced side effects, and associated systems and methods
Integrated touch screen
  Randomly Featured Patents
Yoke in particular for a universal joint
Fade resistant digital transmission and reception system
Tricyclic compound having acyloxymethoxycarbonyl side chain
Endovascular prosthetic devices having hook and loop structures
Nitride based laser diode and method of manufacturing nitride based laser diode
Sterile water collector
Arrangement of a sensor housing on a wall
Temporal garbage collector with indirection cells
Foldable platform for supporting an ice fishing structure
Automatic IC mounting process and apparatus for performing the process