Resources Contact Us Home
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography

Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.

  Recently Added Patents
Stereoscopic display
Managing personal information on a network
Systems and methods for switching supply load current estimation
Organic EL display device and method for manufacturing the same
Method and device for generating low-jitter clock
Lightweight multicast method and apparatus for data distribution service
Catalyst compositions for hydroformylation reaction and hydroformylation process using the same
  Randomly Featured Patents
Positioning apparatus for test fixtures
Process for preparation of acrylonitrile polymers with low K value
Fluid sensing systems
Method and apparatus for providing data processing and control in a medical communication system
Thrust structure of brake mechanism
Dual mode reflex and telescopic sight combination
UV-sensitive imaging element for making lithographic printing plates comprising an aryldiazosulfonate polymer and a compound sensitive to UV light
Music box
Method and apparatus for reconstructing image data acquired by a tomosynthesis x-ray imaging system
Systems, methods, and computer program products for providing a distributed hardware platform interface (HPI) architecture