Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Tungsten barrier and seed for copper filled TSV
Automated synchronization of design features in disparate code components using type differencing
Vehicle driving assistance apparatus
Solid-state image capture device and image capture apparatus
Method and apparatus for exercise monitoring combining exercise monitoring and visual data with wireless internet connectivity
High power fiber amplifier with stable output
Hybrid CMOS nanowire mesh device and PDSOI device
  Randomly Featured Patents
Heat-resistant label applicable at high temperature
Valve closure seating method and apparatus
Petunia plant named `USTUNI60-01M`
Thermoplastic nanocomposite resin composite materials
Base for a toy playset
Apparatus for supporting instruments in an instrument panel
Device for adjusting the cover of a sunroof of an automobile
Hot-swap power controller generating sequenced power-good signals
Nanostructured coatings and related methods
Process using aloe for inhibiting scale