Resources Contact Us Home
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography

Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.

  Recently Added Patents
Servomotor control circuit
Self cleaning rake
Method for drug screening and characterization by calcium flux
Anti-phishing system and method
Catalyst composition comprising shuttling agent for ethylene multi-block copolymer formation
Sulfonated amorphous carbon, process for producing the same and use thereof
Rotating-body electrification mechanism, image carrier unit, process cartridge, image forming apparatus, and method for electrifying image carrier unit
  Randomly Featured Patents
Silver halide photographic materials
Method for discharging catalyst particles from a moving bed system at a substantially steady flow rate
Electric iron
Lighting system and control method thereof
Rotary barrel type induction vapor-phase growing apparatus
Vehicle steering wheel table
Video camera
Water heater
Multi-position exercise bench
Cable storage device and method for handling cable ends