Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Systems and methods for providing a shared folder via television
Monitoring device for monitoring a display device
Photovoltaic system with integrated photovoltaic panel and battery
Optical power measurement method, optical line terminal and optical network unit
Methods for the production of aligned carbon nanotubes and nanostructured material containing the same
Automated user interface adjustment
Processing financial documents
  Randomly Featured Patents
Method for the production of a composite carton container and composite carton container produced according to the method
Portable electronic device
Surgical apparatus including a spring activated locking device
Probing method
Supply unit for flexible supply channels
Large scale affinity chromatography of macromolecules
Polyurethane encapsulating resins
Battery Pack
Process for the manufacture of organohalosilanes
Electronic oscillators having a plurality of phased outputs and such oscillators with phase-setting and phase-reversal capability