Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Optoelectronic component and method for producing an optoelectronic component
Assigning runtime artifacts to software components
Method and apparatus for visual neural stimulation
Adsorptive molded parts and the use thereof
High performance data transport system and method
Single-pass Barankin Estimation of scatterer height from SAR data
Multi display device and method of controlling the same
  Randomly Featured Patents
Circuit for controlling operator indicators in an AM stereo receiver
Promotion of fibrous tissue growth in fallopian tubes for female sterilization
Semiconductor mechanical sensor and method of manufacture
Storage mechanism for vehicle covering
Dosage units
Process for producing biaxially oriented paraphenylene sulfide block copolymer film
In vitro gastrointestinal mimetic protocol for measuring bioavailable contaminants
Adjustable modular staircase
Polyester plasticizers
Tire tread