Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Control unit including a computing device and a peripheral module which are interconnected via a serial multiwire bus
Quantitative sleep analysis system and method
Geo-coding images
Solid-state imaging apparatus
Isoselective polymerization of epoxides
Integrated circuit packaging system with heat slug and method of manufacture thereof
Organic electroluminescence device
  Randomly Featured Patents
Book holder
Fuel injection nozzle
Dumbbell base
Axial-flow thermal turbomachine
Process and system for regulating the fat content of milk and cream
SERDES (serializer/deserializer) time domain multiplexing/demultiplexing technique
Piezoelectric oscillator
Motor vehicle differential
Preparation process of acrylamide crystals
Place-specific buddy list services