Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Information processing apparatus, information processing method, and storage medium
Out-of-band paging with group identifier to reduce mobile detection latency
Image processing apparatus and method for controlling the same
Indazole inhibitors of the Wnt signal pathway and therapeutic uses thereof
Gearbox
System and method for including input method information on a printed document
Linear FET feedback amplifier
  Randomly Featured Patents
Confocal scanning microscope having a signal output regulating means
Bottle
Method and device for determining the condition of a measuring probe
Light for a video camera
Lubricant oil composition for diesel engines (LAW913)
Method for manufacturing a field emission display
System and method for payer (buyer) defined electronic invoice exchange
Fishing lure holder
Anti-exploitation method and apparatus for controlling aircraft IFF
Light emitting diode