Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography










Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.








 
 
  Recently Added Patents
Physiological measuring system comprising a garment in the form of a sleeve or glove and sensing apparatus incorporated in the garment
Milk frother
Reserving a time block in a calendar application to account for a travel time between geographic locations of appointments
Projection illumination system for EUV microlithography
Display apparatus
Economic filtering system for delivery of permission based, targeted, incentivized advertising
Motor and disk drive apparatus
  Randomly Featured Patents
Method and apparatus for ultrasonic surgical cutting and hemostatis
Air conditioning and ventilation system
Nucleic acid detection with separation
Method of forming MIM capacitor electrodes
Hand-held rotary hedge trimmer
Novel compositions
Secreted proteins and polynucleotides encoding them
Tray for conveying medical vials
Coke oven door
Programmable power generation circuit for flash EEPROM memory systems