Resources Contact Us Home
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography

Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.

  Recently Added Patents
Wireless communication device that transmits geographic location information in router advertisement acknowledgement messages
Apparatus and method for transmitting media content
Repeater system
Manufacturing optical elements
System and method for execution of a secured environment initialization instruction
Sealed aft cavity drag reducer
Fluidic conduit with repeated disturbance of laminar flow
  Randomly Featured Patents
Adjustable grain elevator spout
Nestable, stackable printer support stand
Card motion picture projection system
Transferable purse organizer
Video camera combined with video tape recorder
Vehicle wheel hub mounting system
Set-back control for both HVAC and water heater via a single programmable thermostat
Drive apparatus and image pickup apparatus
Solid-state image sensor
Patterning technique