Resources Contact Us Home
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography

Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.

  Recently Added Patents
Tag-based apparatus and methods for neural networks
Over the counter medicinal container with surface ornamentation
Receiver and transmitter receiver system
Semiconductor apparatus
Resistive memory element sensing using averaging
Systems, methods, and media for firewall control via remote system information
System and method for ensuring compliance with organizational policies
  Randomly Featured Patents
Container package for semiconductor element
Dielectric constant detector
Method of preparing GALR2 receptors composition
Laparoscopic instrument and trocar systems and related surgical method
Catalytic oxidation of mercaptan in petroleum distillate
Monolithic catalyst supports incorporating a mixture of alumina and silica as a high surface area catalyst support material
Labelled beads
Tube for inner end feedout of flexible material and package utilizing the same
Bat and ball game
Selection of individuals from a pool of candidates in a competition system