Resources Contact Us Home
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography

Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.

  Recently Added Patents
Systems and methods to provide communication history for communication devices
Method and system for controlled media sharing in a network
Blend polymer gas separation membrane
Method for specifying control curve parameters for controlling climatic environmental conditions of climate-controlled enclosed spaces
Image recording device, image recording method, and computer program product that adds a fluorescent-whitening-agent onto a recording sheet
Reception method and reception apparatus
Computer systems and methods for the query and visualization of multidimensional databases
  Randomly Featured Patents
Fungicidal mixtures
Customs information system with selective transaction audit
Method and circuit for testing a multi-chip package
1,2,4-oxadiazole indole compounds
Parameter checking method for on-chip ESD protection circuit physical design layout verification
TV Interface RF modulation circuitry
Electronic device and method of controlling electronic device
Environmentally sealed battery connector
Method for performing cell broadcasting and communication system using the same
Toy gun with magazine