Resources Contact Us Home
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography

Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.

  Recently Added Patents
Mobile terminal and method for correcting a captured image
Hairband holder
Composite anode active material, with intermetallic compound, method of preparing the same, and anode and lithium battery containing the material
Intermediate adapter for a camera
Method and apparatus for directing exhaust gas through a fuel-fired burner of an emission abatement assembly
Information carrier comprising access information
Feedthrough assembly including electrical ground through feedthrough substrate
  Randomly Featured Patents
Constant-speed driving system
Conveyor for granular material
Container type toilet implement
Seating unit
Adaptive play-out buffers and adaptive clock operation in packet networks
Horizontal fence construction
Airbag check valve
Method for detecting micro-organisms and cartridge suitable for implementing it
Double floor