Resources Contact Us Home
Method of enhancing lithography capabilities during gate formation in semiconductors having a pronounced surface topography

Image Number 6 for United States Patent #8101512.

In a mesa isolation configuration for forming a transistor on a semiconductor island, an additional planarization step is performed to enhance the uniformity of the gate patterning process. In some illustrative embodiments, the gate electrode material may be planarized, for instance, on the basis of CMP, to compensate for the highly non-uniform surface topography, when the gate electrode material is formed above the non-filled isolation trenches. Consequently, significant advantages of the mesa isolation strategy may be combined with a high degree of scalability due to the enhancement of the critical gate patterning process.

  Recently Added Patents
Technique for manufacturing bit patterned media
Data management tool
Variety corn line NPAA2675
HYR1 as a target for active and passive immunization against Candida
Probe for ultrasound diagnostic apparatus
Methods, systems and apparatus for displaying the multimedia information from wireless communication networks
Variable month cross-platform photo calendar builder
  Randomly Featured Patents
CMOS Schmitt trigger and oscillator
Brake control apparatus
Fiber optics dental post
Shower door rack
Foot support for use primarily by a pedicurist
Solid-bowl centrifuge having a liquid discharge sealed such that a pond level in a separation space remains unchanged when pressurization occurs
Single mode connector
Stopper structure for a tilt type cabin
Scooter having a collapsible structure
Processes for forming electronic devices including non-volatile memory