Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Load monitoring method and load monitoring apparatus for kneading apparatus










Image Number 5 for United States Patent #8096698.

In an extruder or a kneader, load (torque T) values on an input shaft portion of a screw shaft are detected by a load detector installed on the input shaft portion, then an overload condition is determined from a load mean value (T.sub.a) and a load amplitude value (T.sub.w) of the detected load values, and the issuance of an "abnormal" alarm and/or the stop of rotation of the screw shaft are (is) performed when an overload duration time (t.sub.o) of maintaining the overload condition exceeds a set time (t.sub.s). In this way the screw shaft is protected from fatigue fracture caused by application thereto of such a load as does not exceed a designed mechanical strength but causes fatigue fracture.








 
 
  Recently Added Patents
Layout design defect repair based on inverse lithography and traditional optical proximity correction
Integrated circuit with electromagnetic intrachip communication and methods for use therewith
Retransmission and retransmission request in data communication systems
Post-processing device and image forming system
System and method of error reporting in a video distribution network
Check weigher comprising of a rotating weighing chute with an accumulating and a discharge position that calculates flow rate by measuring weight accumulated during a predetermined time interv
Determining ill conditioning in square linear system of equations
  Randomly Featured Patents
Display unit
Method and apparatus for charged particle beam microscopy
Mirror mounting
Combined fascia and soffit apparatus
Device control system
Tire tread
Graphic word spelling correction using automated dictionary comparisons with phonetic skeletons
Simple method for the controlled production of vortex ring bubbles of a gas in a liquid
Viewing pattern data collection
Optimized thin film metal interconnects in integrated circuit structures of apparatus to reduce circuit operational delay