Resources Contact Us Home
System and method for reducing power consumption of a transistor-based circuit having multiple operational modes characterized by different power consumption level

Image Number 5 for United States Patent #8095809.

A method for reducing power consumption, and a system having power reduction capabilities, the method includes: storing, at a first circuit, data representative of a state of a second circuit, entering a low power mode, exiting low power mode, providing a default data value to the second circuit after exiting from the low power mode, and selectively providing data from the first circuit to the second circuit in response to the value of data and to a characteristic of a third circuit coupled to the first and second circuits.

  Recently Added Patents
Determining phase-specific parameters of a physiological variable
Novelty headband
Consistent retention and disposition of managed content and associated metadata
Heterocyclic compounds as CCR2B antagonists
Storage system with LU-setting function
Method for producing vinyl acetate monomer
Method for mapping resource units
  Randomly Featured Patents
System and method for reconstructing data associated with protected storage volume stored in multiple modules of back-up mass data storage facility
Cake displacement means for filter presses
Television camera
Synthesis of purified, partially esterified polyol polyester fatty acid compositions
Semiconductor device having heat dissipation layer
Alkaline storage battery
Spring leaf and overrunning clutch provided with the same
Adaptive partitioning of traffic without additional probe traffic
Preparation of pasta