Resources Contact Us Home
System and method for reducing power consumption of a transistor-based circuit having multiple operational modes characterized by different power consumption level

Image Number 5 for United States Patent #8095809.

A method for reducing power consumption, and a system having power reduction capabilities, the method includes: storing, at a first circuit, data representative of a state of a second circuit, entering a low power mode, exiting low power mode, providing a default data value to the second circuit after exiting from the low power mode, and selectively providing data from the first circuit to the second circuit in response to the value of data and to a characteristic of a third circuit coupled to the first and second circuits.

  Recently Added Patents
Liquid crystal display device
Semiconductor device and method of manufacturing the same
Thermal conductivity and phase transition heat transfer mechanism including optical element to be cooled by heat transfer of the mechanism
Process to extract quassinoids
Printing system, information processing apparatus, print job processing method, information processing method, program, and storage medium
Memory elements with increased write margin and soft error upset immunity
Radiation detector array
  Randomly Featured Patents
Method and composition for treating bacterial infections in plants
System and method for asymmetric offsets in a risk management system
Supporting sleeve for cylinder head screws and cylinder head
Method for controlling the winding density of film rolls
Electrolytic cell with membrane and method of operation
Sliding and venting sunroof
Geranium plant named Marpanet
Inter-applicataion interface system
Thin-film magnetic head and method of manufacturing same
Cosmetic skin care compositions containing alpha hydroxy acids linoleates