Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
System and method for reducing power consumption of a transistor-based circuit having multiple operational modes characterized by different power consumption level










Image Number 5 for United States Patent #8095809.

A method for reducing power consumption, and a system having power reduction capabilities, the method includes: storing, at a first circuit, data representative of a state of a second circuit, entering a low power mode, exiting low power mode, providing a default data value to the second circuit after exiting from the low power mode, and selectively providing data from the first circuit to the second circuit in response to the value of data and to a characteristic of a third circuit coupled to the first and second circuits.








 
 
  Recently Added Patents
Stacked semiconductor package and stacking method thereof
Volume-of-interest segmentation system for use with molecular imaging quantization
Global keyboard shortcuts management for web applications
Configurable caged ball insert for a downhole tool
Methods for forming ignitable heterogeneous structures
Head impact event reporting system
Solid-state image pickup device
  Randomly Featured Patents
Pedal device
Liquid polymer containing compositions for thickening aqueous systems
System for measuring the reflectance or emittance of an arbitrarily curved surface
Elongate resilient section at the closure edge of a closure
Apparatus for heating a window
Astringent dentifrice
Amino D-manno-2-octulopyranosidonate containing compounds, pharmaceutical compositions and method of use
Process of producing roll-shaped magnet
Therapeutic uses for nitric oxide inhibitors
Buffet and china cabinet