Resources Contact Us Home
System and method for reducing power consumption of a transistor-based circuit having multiple operational modes characterized by different power consumption level

Image Number 5 for United States Patent #8095809.

A method for reducing power consumption, and a system having power reduction capabilities, the method includes: storing, at a first circuit, data representative of a state of a second circuit, entering a low power mode, exiting low power mode, providing a default data value to the second circuit after exiting from the low power mode, and selectively providing data from the first circuit to the second circuit in response to the value of data and to a characteristic of a third circuit coupled to the first and second circuits.

  Recently Added Patents
Integrating map-reduce into a distributed relational database
Biodegradable aliphatic-aromatic copolyester for use in nonwoven webs
Arrangements and method relating to communication bearers
FET device having ultra-low on-resistance and low gate charge
Apparatus, system, and method for non-interruptively updating firmware on a redundant hardware controller
Automatic search system and method
Composite high reflectivity layer
  Randomly Featured Patents
Rifle case
Paint mixer
Ceramic element
Lead arm development bat
Semiconductor device having character in BPSG film
Driving circuit for display device
Receptacle cap for pills and other articles
Flotation device
Fluid friction clutch
High temperature depressurization for naphtha mercaptan removal