Resources Contact Us Home
System and method for reducing power consumption of a transistor-based circuit having multiple operational modes characterized by different power consumption level

Image Number 5 for United States Patent #8095809.

A method for reducing power consumption, and a system having power reduction capabilities, the method includes: storing, at a first circuit, data representative of a state of a second circuit, entering a low power mode, exiting low power mode, providing a default data value to the second circuit after exiting from the low power mode, and selectively providing data from the first circuit to the second circuit in response to the value of data and to a characteristic of a third circuit coupled to the first and second circuits.

  Recently Added Patents
Inflatable workshop
Semiconductor device, semiconductor device design method, semiconductor design apparatus, and program
Performing a cyclic redundancy checksum operation responsive to a user-level instruction
System for targeted delivery of therapeutic agents
Adaptive block pre-fetching method and system
Cache memory control device, semiconductor integrated circuit, and cache memory control method
Electrophoretic element and display device
  Randomly Featured Patents
Glass sheet partial chamfering machine
Light-emitting device having a patterned surface
Wind turbine
Beta-glucosidase and uses thereof
System and method for navigating a multiple electrode catheter
Asynchronous static random access memory
Translational accelerometer and accelerometer assembly method
Portion of a mount
Conference recap and recording
System for improving signal-to-noise ratio in a direct sequence spread spectrum signal receiver