Resources Contact Us Home
System and method for reducing power consumption of a transistor-based circuit having multiple operational modes characterized by different power consumption level

Image Number 5 for United States Patent #8095809.

A method for reducing power consumption, and a system having power reduction capabilities, the method includes: storing, at a first circuit, data representative of a state of a second circuit, entering a low power mode, exiting low power mode, providing a default data value to the second circuit after exiting from the low power mode, and selectively providing data from the first circuit to the second circuit in response to the value of data and to a characteristic of a third circuit coupled to the first and second circuits.

  Recently Added Patents
Data storage apparatus, memory control apparatus and method for controlling flash memories
Image forming device
Method and system for placing an emergency call
Timing and cell specific system information handling for handover in evolved UTRA
System and method for internet based procurement of goods and services
Soybean cultivar CL0911444
Voltage level shift circuits and methods
  Randomly Featured Patents
Process for manufacturing a neon tube, and related low temperature lighting system
Processing waste liquid treating apparatus
Cable management system with adjustable cable spools
Method and apparatus for creating a glossary of terms
Method for signaling of resource allocation to adjust granularity in cellular multi-carrier system
Multicast packet processing apparatus and method
Lumbar spinal fusion retractor and distractor system
System and method for implementing a reliable persistent random access compressed data stream
Antibodies which bind a subpopulation of Mac-1 (CD11b/CD18) molecules which mediate neutrophil adhesion to ICAM-1 and fibrinogen
Pyrimidinediamine kinase inhibitors