Resources Contact Us Home
System and method for reducing power consumption of a transistor-based circuit having multiple operational modes characterized by different power consumption level

Image Number 5 for United States Patent #8095809.

A method for reducing power consumption, and a system having power reduction capabilities, the method includes: storing, at a first circuit, data representative of a state of a second circuit, entering a low power mode, exiting low power mode, providing a default data value to the second circuit after exiting from the low power mode, and selectively providing data from the first circuit to the second circuit in response to the value of data and to a characteristic of a third circuit coupled to the first and second circuits.

  Recently Added Patents
Reading apparatus and reading method
Obviation of recovery of data store consistency for application I/O errors
Lubricant supplying device, process cartridge, and image forming apparatus
Semiconductor apparatus
Far field telemetry operations between an external device and an implantable medical device during recharge of the implantable medical device via a proximity coupling
Level shifter and method of using the same
Peer to peer (P2P) missing fields and field valuation feedback
  Randomly Featured Patents
Tape drive device
Fibrous building elements
Gas flow controller
Printer mounting arrangement
Method and apparatus for producing ceramic honeycomb structure
Moxa treatment device
Sulfated oligosaccharides and derivatives thereof
Circuits and method for reducing voltage error when charging and discharging a capacitor through a transmission gate
Pressurized port for viewing and measuring properties of a molten metal bath
Method of cementing together the cap, body, and stem of electrical insulators