Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Methods, systems, and computer-readable media for providing an event alert
Methods of diagnosing a plasmodium infection
Mobile terminal based on W-CDMA system having receive diversity function and system thereof
Mode detection for DVB receiver
Thwarting keyloggers using proxies
Rotating-body electrification mechanism, image carrier unit, process cartridge, image forming apparatus, and method for electrifying image carrier unit
Monitoring device for monitoring a display device
  Randomly Featured Patents
Biaxially-textured film deposition for superconductor coated tapes
Air classifier
Process for aerating dispersions
Image processing apparatus, method of controlling image processing apparatus, program, and storage medium
Status display system
Haptic end plate for use in an intraocular assembly
Microwave system and method for controling the sterlization and infestation of crop soils
Doped beryllium lanthanate crystals
Installation for preparing lettuce heads
Photoelectric conversion apparatus