Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Organic light emitting display device and method of manufacturing the same
Charging current control method and charging system
Train car for proppant containers
Providing user interfaces and window previews for hosted applications
Flexible organic light emitting device and manufacturing method thereof
Hybrid coatings and associated methods of application
Cathode material for lithium ion secondary battery and lithium ion secondary battery using it
  Randomly Featured Patents
Marking apparatus with matrix defining locus of movement
Apparatus for constructing structures, particularly for children's playgrounds and gardens
Optical encoders for position measurements
Flea epoxide hydrolase nucleic acid molecules, proteins and uses thereof
Optical information recording and reproducing apparatus
Triangulating procedural geometric objects
Reset-free comparator with built-in reference
Flying spot generator
Gun brake device
Method of producing a light-emitting diode