Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Integrated wire carrier for electrode array
Driving support device, method, and program
Methods and systems providing desktop search capability to software application
Broadband optical network apparatus and method
Charged-particle beam lens
Fabrication method of packaging substrate having through-holed interposer embedded therein
Resuming piecewise calibration of a real-time-clock unit after a measured offset that begins at the next calibration period
  Randomly Featured Patents
Degassing extruder
IO based embedded processor clock speed control
Isatin derivatives for coloring keratin-containing fibers
Composite cementitious building panels
Ferroelectric memory device and method of fabricating the same
Self-clamping mold assembly
Apparatus and method for high-speed characterization of surfaces
Head assembly
System and method for state synchronization between a base station and a mobile station in a mobile communication system
Glass shade