Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Memory interface circuit, memory interface method, and electronic device
Female urine funnel
Automated user interface adjustment
Washing machine
Software management system for network data processing systems
Personal alarm device for headwear for proximity detection
Configuration and incentive in event management environment providing an automated segmentation of consideration
  Randomly Featured Patents
Method for driving development unit for image forming apparatus to simultaneously remove drip lines
Enterprise seamless mobility
Methods and apparatuses for the automated display of visual effects
Management of protocol information in PNNI hierarchical networks
Datapipe CPU register array
Dresses for women
Pinball machine having a conveyor belt ball lift
Cascade voltage amplifier and method of activating cascaded electron tubes
Process of preparing a solution of cesium and rubidium salts
Reducing accidental touch-sensitive device activation