Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Liquid crystal display and manufacturing method thereof
Particle measurement process and apparatus
Method for preventing wheat from mycotoxin contamination
TC-83-derived alphavirus vectors, particles and methods
Pre-sealing unit for wire-cut electric discharge machine
Comb
Method for switching channels in a wireless communication network
  Randomly Featured Patents
Method for the dynamic balancing of rotating machines in assembled condition
Novelty thermoresponsive liquid crystal indicating device
Retrieval devices for vena cava filter
Container for making maki sushi
Stackable container for bottles
Auto eye-refractometer
Vegetation trimmer
Method of balancing and aligning wheels on trucks
Bolt-type seal lock having separate housing, connected to locking body, with electronics for detecting and wireless communicating cutting of bolt
Tube structure for telescope