Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Constant low-flow air source control system and method
Vacuum cleaner
Build process management system
Memory circuit and method of forming the same using reduced mask steps
Data transfer device and data transfer method
Tetrazolyl oxime derivative, salt thereof, and plant disease control agent
Method and apparatus for providing auto-completion of information
  Randomly Featured Patents
Cladding glass ceramic for use in high powered lasers
Slope mower with rear drive assembly
Field sequential display device having longer black insertion period and a plurality of display areas
Photographic elements containing reflective or diffusely transmissive supports
Optical storage device and emission control method
Ayurvedic composition for the prophylaxis and treatment of AIDS, flu, TB and other immuno-deficiencies and the process for preparing the same
Branded wood based composition board product
Gate valve
Television receiver
Cyclone dust collecting apparatus for use in vacuum cleaner