Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Automatic adjustment of devices in a home entertainment system
System and method for interactive image-based modeling of curved surfaces using single-view and multi-view feature curves
Gas flow indicator
Modular connector for touch sensitive device
Mono-body defibrillation probe
Visualization of information associated with applications in user interfaces
Process for making diethyl ether from acetic acid
  Randomly Featured Patents
Pliable sheet and coupling strip
Antichlorosis compositions for plants
Simulative driving toy
Pottery tool
Surface treating implement
Electro-hydraulic variable valve lift apparatus
Reacquiring satellite signals quickly
Tagging and identifying asphalt additives
Leak detection lamp
Fuel cell resuscitation method and apparatus