Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Content display system
Multiplanar image displays and media formatted to provide 3D imagery without 3D glasses
Food safety printer
Clusterin antisense therapy for treatment of cancer
Load balancing for parallel tasks
Semiconductor device and method of manufacturing the same
Image processing apparatus and image processing method
  Randomly Featured Patents
Region-based information compaction as for digital images
Table with edge support structures
Gigabit switch supporting improved layer 3 switching
Freeze protection apparatus for solar collectors
Pressure activated cloth seal
Personal data assistant type multimedia portable phone
Method for determining dental alignment using radiographs
Method and apparatus for determining main parameter values of a storage medium that are required for replaying said storage medium
Precision measurement voltage transducer
Seamless rear projection screen