Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Telephone relaying apparatus, telephone relaying method, and program
Power or voltage oscillation damping in a power transmission system
Personalized location information for mobile devices
Fabrication of high gradient insulators by stack compression
Display for displaying three-dimensional images and method for displaying three-dimensional images
Substituted phenylsulfur trifluoride and other like fluorinating agents
Feature management of a communication device
  Randomly Featured Patents
Motor vehicle body with wheelhouse/underbody reinforcement
Golf ball
Holder for a baby bottle
Multiple-layer microstrip assembly with inter-layer connections
Microemulsion light duty liquid cleaning compositions
Charging contact plate
Phosphonomethyl-imidazo[1,2-A]pyrimidine-2-carboxylic acid compounds for treatment of neurotoxic injury
Anti-protozoan methods and materials
Compounds derived from benzoic acid esters, composition containing said compounds and use thereof
Boat fender