Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Tire for motorcycle
Nonaqueous secondary battery with nitrile group-containing compound
Method for driving bistable display device
Event handling in an integrated execution environment
Electric connection box
Multi-chip package with a supporting member and method of manufacturing the same
High conductive water-based silver ink
  Randomly Featured Patents
Secured scramble decoder filter
Fluoro-substituted epipodophyllotoxin glucosides
System-on-chip communication manager
Digital communication system employing differential coding and sample robbing
Planer with carriage locking mechanism
Method and apparatus for portable product authentication
System and method for improving cache efficiency
Multi-head cutting tool and method for its use
Epoxy adhesive for structurally bonding molded SMC
Multilayer golf ball