Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Systems and methods for sorting particles
Method and apparatus for determining storage capacity error for a data storage device
Printing apparatus and method of operation of a printing apparatus
Method and systems for detecting duplicate travel path
Image forming apparatus with enhanced display of guidance information
High purity diphenyl sulfone, preparation and use thereof for the preparation of a poly(aryletherketone)
Image forming apparatus
  Randomly Featured Patents
Superoxide dismutase-4
Locking knife and sheath
Apparatus for producing high molecular weight liquid hydrocarbons from methane and/or natural gas
Mechanism for retaining platen glass used to read original in course of being fed in image reader
Flow rate control device
Manufacture of brake pads
Automatic threshold setting circuit
Method and apparatus for compressing cacheable data
Clock for mobile phones
Semiconductor device