Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Touch screen guitar
Extensible, filtered lists for mobile device user interface
Vehicle display system or projection display for a motor vehicle, and calibration method
Remotely provisioned wireless proxy
Modulators of cystic fibrosis transmembrane conductance regulator
Microporous membranes and methods for producing and using such membranes
Techniques to manage communications resources for a multimedia conference event
  Randomly Featured Patents
Method of and apparatus for reproducing data recorded on an optical disc
Aminocyclopentanol acids and esters and their preparation and pharmaceutical formulation
Temperature control device for a coffee or tea maker
Catalyst and process for preparing color-reduced polyisocyanates containing isocyanurate groups
Method and apparatus for suspending large sacks from the filling funnel of a sack-filling apparatus
Method and apparatus for soldering ball grid array modules to substrates
Method of forming twin well
Zero gravity liquid-vapor separation system
Insertion and removal of computing cards in server I/O slots
Ferroelectric memory with shunt device