Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Methods and kits for predicting the responsiveness of hepatocellular carcinoma patients to 5-fluorouracil-based combination chemotherapy
Cross-platform cloud-based map creation
Calibration of quadrature imbalances using wideband signals
System and method for enabling image recognition and searching of remote content on display
Sampling filter device
Managing aging of silicon in an integrated circuit device
Feature management of a communication device
  Randomly Featured Patents
Botulinum neurotoxin A receptor and the use thereof
Apparatus for the automatic changing of printing plates
Road vehicles
Sailboat servo-pendulum steering system
Acoustic imaging microscope
Saw-shaped multi-pulse programming for program noise reduction in memory
Heteroaromatic and aromatic piperazinyl azetidinyl amides as monoacylglycerol lipase inhibitors
Wireless fluid level measuring system
Synchronized FIFO memory circuit
Device for transmitting energy