Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Neurostimulation system
Hydroxylated amide skin moisturizer
Sliding-type portable communication device
Managing device functionality during predetermined conditions
Cytokine receptors associated with myelogenous haematological proliferative disorders and uses thereof
Method of treating cancer using a survivin inhibitor
Dynamically reconfigurable systolic array accelorators
  Randomly Featured Patents
Line driver for producing operating condition invariant signal levels
Rear-view mirror with forward facing warning light
Method and apparatus for cleaning rotary filling machines
Apparatus for fast reactive handover in IPv6-based mobile system
Ball valve with improved vent structure
Computer table
Process for crystallizing amorphous lactose in milk powder
Landscape edging block
Hopper and reduction device using the same
Continuous production of pretzels