Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Traveling vehicle system and self-diagnosis method for the traveling vehicle system
Additives for oil recovery from reservoirs
Charged-particle beam lens
Light emitting element, method for manufacturing the light emitting element, optical element and method for manufacturing the optical element
Connector interface for a cable
Method and laser receiver for acoustically indicating a laser beam
Method for maintaining a driver-independent braking intervention after a collision
  Randomly Featured Patents
5-Hydroxy-PGI.sub.1, 3,4-didehydropiperidylamides
Lift-off device for oven chamber doors of a coke oven
Material and energy balance reconciliation
Sealing and guiding element for flush mounted movable automobile window
Method of manufacturing a motor vehicle frame assembly
Switch having a ball member
Quick-fitting coupling
Method for improving the accuracy of ultrasonic thickness measurements by calibrating for surface finish
Semiconductor memory test apparatus and method for address generation for defect analysis
Migrating memory data between partitions