Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Smart television system having methods or means for accessing paid or subscribed digital content from the internet
Mixed reactant flow-by fuel cell
Method of controlling mechanical mechanisms of optical storage apparatus for peak power/current reduction, and related optical storage apparatus and machine-readable medium
Serving base station selection based on backhaul capability
Inducement of organogenetic tolerance for pancreatic xenotransplant
Image forming device
Aperture stop
  Randomly Featured Patents
Curable organopolysiloxane composition containing novel adhesion promoter
Nanoparticle complexes having a defined number of ligands
Triethylenediamine and bicyclic amidine based catalysts and use in thermosettable compoitions
Specimen-carrier accessory device for the stereoscopic analysis by a scanning electron microscope
Filter cup assembly
Electric power generation device and electronic instrument
Pressure-gas connection for dust-laden gas filters
Combinatorial evaluation of systems including decomposition of a system representation into fundamental cycles
Cleansing article
Logic cell and routing architecture in a field programmable gate array