Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
System and method for providing location and access network information support in a network environment
Method and system for cooling of integrated circuits
Reoccuring keying system
Container
Elastic wave device having a capacitive electrode on the piezoelectric substrate
Isolation rings for blocking the interface between package components and the respective molding compound
Multi-carrier operation for wireless systems
  Randomly Featured Patents
System and method for evaluating differences in parameters for computer systems using differential rule definitions
Power controller circuit for a power amplifier stage
N-(4-substituted-benzyl)-2-aminolactam derivatives
Self-braking height adjustment mechanism
Mouthwash and cup dispenser
Methods of making and recycling rubber bodies bonded with a thermo-reversible, crosslinkable elastomer
Hand cart
Load current monitor for MOS driver
Queue object for controlling concurrency in a computer system
Dynamic copy protection of optical media