Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Analog-to-digital converter control using signal objects
Aggregating completion messages in a sideband interface
Proximity sensor arrangement in a mobile device
Stable liquid VEGF antagonist formulations
(4930
Lookup front end packet input processor
Perception-based artifact quantification for volume rendering
  Randomly Featured Patents
Detection of core thermal hydraulic oscillations
On chip temperature measuring and monitoring circuit and method
Unidirectional panel
Systems and methods for controlling data equalization
Glass ionomer cement powder
Post-processor design supporting non-flickering interlaced display
Power management systems and methods in a hybrid vehicle
Talking clock
Safety needle apparatus
Method and apparatus for improving the life of an electrode