Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Managing device functionality during predetermined conditions
Method and system for providing geohazard information to customers
Prodrugs of [4 [4-(5-Aminomethyl-2-fluoro-phenyl)-piperidin-1-yl]-(1H-pyrrolo-pyridin-yl- )-methanones and synthesis thereof
Polar nematic compounds
Video conference
Method of requesting CQI reports
Verbena plant named `Duempsopicha`
  Randomly Featured Patents
Array substrate for a liquid crystal display device and manufacturing method of the same
Highly acidic microporous synergistic solid catalyst and its applications
Licensing method for use with an imaging device
Trailer slideout mechanism
Driver circuit for driving a half bridge
Casting device for metal products
Apparatus for preventing changes of the positions of machines
Thermoacoustic microscopy
Valve drive apparatus for internal combustion engine
Nailing device adapted for nail units of different sizes