Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Electrode assembly with centrally wound separator member
Light-emitting diode package and method for manufacturing the same
Process for production of nickel oxide-stabilized zirconia composite oxide
Magnetic levitation motor used in lens module
Automated security analysis for federated relationship
Color image forming apparatus with contact control of process units
Variety corn line KDC7040
  Randomly Featured Patents
Computer program product and program storage device for merging and separating attributes of consoles
Contact lens cleaning composition
Table lamp
Manipulable puzzle cube
Method of manufacturing a saddle-shaped deflection coil for a picture display tube
Process for producing resinous laminated member
Motorcycle front wheel suspension system
Method for management of communication devices in an access network and a related access unit
Electro-chromic display device
Integrated reflector lamp