Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Electronic device
Plants and seeds of hybrid corn variety CH450823
Scaleable status tracking of multiple assist hardware threads
Method and apparatus for controlling peak amplifier and doherty power amplifier
Sitagliptin intermediate compounds, preparation methods and uses thereof
Phase locking loop
Methods and apparatus for low power out-of-band communications
  Randomly Featured Patents
Method of measuring velocity gradients in a flowing medium and apparatus for carrying out the method
1-phenoxy(phenylthio)-4-arylalkynyloxy-benzene derivatives endowed with a juvenile hormonic and an acaricide activity
Device for guiding vehicle
Deliberate destruction of integrated circuits
Vibration sensor
Amide derivative
No-back gas generator and method
Control apparatus for controlling positioning of a control member
Control for pipeline gas distribution system
Multi-layered interface for interconnecting application programs to system bus lines for electronic devices