Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Labeling communcation device call logs
Compression and mixing for hearing assistance devices
Directional sound processing in a cochlear implant
Method of driving pixel element in active matrix display
Generation of random double-strand breaks in DNA using enzymes
Apparatus and methods for updating firmware
Holster for charging pectorally implanted medical devices
  Randomly Featured Patents
Apparatus for synthesizing a composite RF signal suitable for use as a test signal in testing adjacent channel rejection of radio receivers
Hydrodynamic bearing system having means for measuring the filling level of the lubricant
Modular entertainment and gaming systems
Security features for a decal
Polymerization of olefins
Cord reel
Pixel circuit, display apparatus and electronic apparatus equipped with current driving type light-emitting device
Plastic container
Press for assembling a roof trestle
Automatic data segmentation module for target motion analysis applications