Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Targeting agents for enhancing radiation therapy
Method for modeling and analyzing linear time invariant systems with time delays
Phosphoinositide 3-kinase inhibitor with a zinc binding moiety
Monitoring agent programs in a distributed computing platform
Converter and measuring apparatus
Systems of an electronic device and methods for manufacturing the same
Press nut
  Randomly Featured Patents
Assembly for controlling a device
Triazine-based detoxification agents and their use
Control method and apparatus for an internal combustion engine with a turbocharger
Optical system manufacturing and alignment system
Stair climbing exercise apparatus utilizing drive belts
Combined bottle and cap
Optical layer multicasting using a multiple sub-carrier header and a multicast switch with active header insertion via single sideband optical processing
Hair treating device
Optical recording medium having the physical address of sectors monotonically change along spiral tracks
Hydraulic wrench