Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Efficient file system metadata scanning using scoped snapshots
Vacuum cleaner
Film-forming resins as a carrier for topical application of pharmacologically active agents
2,5-disubstituted piperidine orexin receptor antagonists
Thermosensitive recording medium
Method and system for updating device management application meter read logic
High voltage fast recovery trench diode
  Randomly Featured Patents
Gait assistance harness apparatus
Processes for non-linearly amplifying nucleic acids
Self-closing exhaust fan cover
System, method and program for management of users, groups, servers and resources in a heterogeneous network environment
Human preprotachykinin gene promoter
Parachute inlet control system and method
Peptides against autoantibodies causing intolerance to cold and use thereof
Method for forming field oxide regions
Writing instrument
Spring clip