Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for forming a vertical transistor having tensile layers










Image Number 4 for United States Patent #8093127.

A vertical transistor includes a semiconductor substrate provided with a pillar type active pattern over the surface thereof. A first tensile layer is formed over the semiconductor substrate and around the lower end portion of the pillar type active pattern, and a second tensile layer is formed over the upper end portion of the pillar type active pattern so that a tensile stress is applied in a vertical direction to the pillar type active pattern. A first junction region is formed within the surface of the semiconductor substrate below the first tensile layer and the pillar type active pattern. A gate is formed so as to surround at least a portion of the pillar type active pattern. A second junction region is formed within the upper end portion of the pillar type active pattern.








 
 
  Recently Added Patents
Radio frequency power delivery system
Advertising system and method
Semiconductor device element formed on SOI substrate comprising a hollow region, and having capacitors in an electric field alleviation region
High sensitivity stress sensor based on hybrid materials
Power-on reset circuit
Thermally efficient busway
Semiconductor device and method of manufacturing the same
  Randomly Featured Patents
Semiconductor device and data processing system
Contactless sensing device
Timing recovery circuit
Flashlight accessory
Method and device for de-icing conductors of a bundle of conductors
ITO sputtering target
Efficient dielectrically heatable compound and method
Buffet
Conditioning shampoo hair care compositions
Method and an arrangement for the manufacture of a pack consisting of a banderole-like pack sleeve