Resources Contact Us Home
Integrated circuit device and associated layout including linear gate electrodes of different transistor types next to linear-shaped non-gate conductive segment

Image Number 11 for United States Patent #8089098.

A restricted layout region in a layout of a semiconductor device is disclosed to include a diffusion level layout including a plurality of diffusion region layout shapes. The plurality of diffusion region layout shapes are defined in a non-symmetrical manner relative to a centerline defined to bisect the diffusion level layout. A gate electrode level layout is defined to include linear-shaped layout features placed to extend in only a first parallel direction. Adjacent linear-shaped layout features that share a common line of extent in the first parallel direction are separated from each other by an end-to-end spacing that is substantially equal across the gate electrode level layout and that is minimized to an extent allowed by a semiconductor device manufacturing capability. The gate electrode level layout includes linear-shaped layout features defined along at least four different lines of extent in the first parallel direction.

  Recently Added Patents
Audio/video program-related hyperlink printer
Processing biomass
In-vehicle electronic control apparatus having monitoring control circuit
Wire guide
System and method for configuring a direct lift control system of a vehicle
Processor engine, integrated circuit and method therefor
  Randomly Featured Patents
Illuminating device for projector
Managing web content on a mobile communication device
Sample selection and data alignment circuit
Apparatus for measuring the characteristics of an ultrasonic wave medium
Elastic and flexible animal collar
Air interface adapting method for a mobile radio system
Christmas tree stand with wheels and pull handle
Electric machine having at least one clutch
Extendible stent apparatus
Protective cover for electronic device