Resources Contact Us Home
Method for fabricating integrated circuit including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed fr

Image Number 16 for United States Patent #8088681.

A cell layout of a semiconductor device includes a diffusion level layout including a plurality of diffusion region layout shapes, including p-type and n-type diffusion regions separated by a central inactive region. The cell layout also includes a gate electrode level layout for the entire cell defined to include linear-shaped layout features placed to extend in only a first parallel direction. Adjacent linear-shaped layout features that share a common line of extent in the first parallel direction are separated from each other by an end-to-end spacing that is substantially equal and minimized across the gate electrode level layout. Linear-shaped layout features within the gate electrode level layout extend over one or more of the p-type and/or n-type diffusion regions to form PMOS and NMOS transistor devices. A number of the PMOS transistor devices is equal to a number of the NMOS transistor devices in the cell.

  Recently Added Patents
Flash drive
Change management automation tool
Coordinated multi-point transmission in a cellular network
Method and apparatus for controlled reoxygenation
Simplified algorithm for abnormal situation prevention in load following applications including plugged line diagnostics in a dynamic process
Method and system for monitoring service quality in a mobile node
High-efficiency preambles for communications systems over pseudo-stationary communication channels
  Randomly Featured Patents
Fully differential adaptive bandwidth PLL with differential supply regulation
Vegetation attachment device
Digital adaptive channel equalizer
Charger for a battery
Hand exercise device
Process of making filled boiled bagel product
Attachment for determining human reflex reactions and method for determining same
Microbial hydrogen-producing process and system thereof
Method and apparatus for money transfer
Creation of a polarizable layer in the buried oxide of silicon-on-insulator substrates for the fabrication of non-volatile memory