Resources Contact Us Home
Method for fabricating integrated circuit including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed fr

Image Number 16 for United States Patent #8088681.

A cell layout of a semiconductor device includes a diffusion level layout including a plurality of diffusion region layout shapes, including p-type and n-type diffusion regions separated by a central inactive region. The cell layout also includes a gate electrode level layout for the entire cell defined to include linear-shaped layout features placed to extend in only a first parallel direction. Adjacent linear-shaped layout features that share a common line of extent in the first parallel direction are separated from each other by an end-to-end spacing that is substantially equal and minimized across the gate electrode level layout. Linear-shaped layout features within the gate electrode level layout extend over one or more of the p-type and/or n-type diffusion regions to form PMOS and NMOS transistor devices. A number of the PMOS transistor devices is equal to a number of the NMOS transistor devices in the cell.

  Recently Added Patents
Electronic communication device
Digital video disc player
Medical injector
Mirror elements for EUV lithography and production methods therefor
Method and mobile device for awareness of language ability
Integrated monitoring in problem management in service desk
Solution based precursors
  Randomly Featured Patents
Logging a well
Expandable trailer, container or caravan
Semiconductor storage device and burn-in test method
Method of manufacturing micro-lens
Method of manufacturing page wide thermal ink-jet heads
Smart filing system
Pharmaceutical compositions and methods of treatment of the cornea following laser irradiation
Real time estimation of vehicle traffic
Mechanical pipe joint with liners
Vehicle taillight