Resources Contact Us Home
Method for fabricating integrated circuit including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed fr

Image Number 16 for United States Patent #8088681.

A cell layout of a semiconductor device includes a diffusion level layout including a plurality of diffusion region layout shapes, including p-type and n-type diffusion regions separated by a central inactive region. The cell layout also includes a gate electrode level layout for the entire cell defined to include linear-shaped layout features placed to extend in only a first parallel direction. Adjacent linear-shaped layout features that share a common line of extent in the first parallel direction are separated from each other by an end-to-end spacing that is substantially equal and minimized across the gate electrode level layout. Linear-shaped layout features within the gate electrode level layout extend over one or more of the p-type and/or n-type diffusion regions to form PMOS and NMOS transistor devices. A number of the PMOS transistor devices is equal to a number of the NMOS transistor devices in the cell.

  Recently Added Patents
Video conference
Single-wavelength correction method for luminescent homogeneous biological assay
Systems and methods for unchoked control of gas turbine fuel gas control valves
Methods for enhancing tantalum filament life in hot wire chemical vapor deposition processes
Image forming unit having agitating portion and image forming apparatus
LCD television set capable of external connection with application processor
Image correction method
  Randomly Featured Patents
CRT display device
Toothpaste dispenser
Combination stove and barbecue grill
Integrated poly-phase power meter
Accumulator for a refrigeration system
Bag testing machine
Door opener and electronic device enclosure using same
Gripper apparatus on sheet-processing machines
Multipole circuit breaker with single-pole breaking units