Resources Contact Us Home
Method for fabricating integrated circuit including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed fr

Image Number 16 for United States Patent #8088681.

A cell layout of a semiconductor device includes a diffusion level layout including a plurality of diffusion region layout shapes, including p-type and n-type diffusion regions separated by a central inactive region. The cell layout also includes a gate electrode level layout for the entire cell defined to include linear-shaped layout features placed to extend in only a first parallel direction. Adjacent linear-shaped layout features that share a common line of extent in the first parallel direction are separated from each other by an end-to-end spacing that is substantially equal and minimized across the gate electrode level layout. Linear-shaped layout features within the gate electrode level layout extend over one or more of the p-type and/or n-type diffusion regions to form PMOS and NMOS transistor devices. A number of the PMOS transistor devices is equal to a number of the NMOS transistor devices in the cell.

  Recently Added Patents
Electrode material and use thereof for production of electrochemical cells
Circuit device for preventing radiation emission in portable terminal with two cameras
Lighting apparatus
Package for product
Data-conditioned encryption method
Method and system for filtering home-network content
Wind driven generator for vehicles
  Randomly Featured Patents
Magnetic recording medium
Blow molded (HIC) formation with energy buffers
Hose holding container assembly
Area radiation target
Method and apparatus for dryer vent hose connection
Temperature measuring method for semiconductor wafers and processing apparatus
Grease composition containing urea, urea-urethane, or urethane thickeners
Method and apparatus for detecting errors in a backplane frame
Permanent, removable tissue markings
Tire imbalance detection system and method using anti-lock brake wheel speed sensors