Resources Contact Us Home
Method for fabricating integrated circuit including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed fr

Image Number 16 for United States Patent #8088681.

A cell layout of a semiconductor device includes a diffusion level layout including a plurality of diffusion region layout shapes, including p-type and n-type diffusion regions separated by a central inactive region. The cell layout also includes a gate electrode level layout for the entire cell defined to include linear-shaped layout features placed to extend in only a first parallel direction. Adjacent linear-shaped layout features that share a common line of extent in the first parallel direction are separated from each other by an end-to-end spacing that is substantially equal and minimized across the gate electrode level layout. Linear-shaped layout features within the gate electrode level layout extend over one or more of the p-type and/or n-type diffusion regions to form PMOS and NMOS transistor devices. A number of the PMOS transistor devices is equal to a number of the NMOS transistor devices in the cell.

  Recently Added Patents
Verification of computer-executable code generated from a model
Method and system for migrating object update messages through synchronous data propagation
Method for culturing lactic acid bacterium and method for producing fermented milk
Continuous geospatial tracking system and method
Touchscreen with Z-velocity enhancement
Collaborative data redundancy for configuration tracking systems
Fluid conduit with PTC fabric heating
  Randomly Featured Patents
Tablet personal computer
Code exchange protocol
Failure detecting device for a fuel supply system of an internal combustion engine
Preparation of meta-aryloxy-benzaldehydes
Hub assembly for drivable wheel
Intermediate cable support
Adaptor protein FRS2 and related products and methods
Electrostatic spray nozzle system
Double chamber ampoule