Resources Contact Us Home
Method for fabricating integrated circuit including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed fr

Image Number 14 for United States Patent #8088681.

A cell layout of a semiconductor device includes a diffusion level layout including a plurality of diffusion region layout shapes, including p-type and n-type diffusion regions separated by a central inactive region. The cell layout also includes a gate electrode level layout for the entire cell defined to include linear-shaped layout features placed to extend in only a first parallel direction. Adjacent linear-shaped layout features that share a common line of extent in the first parallel direction are separated from each other by an end-to-end spacing that is substantially equal and minimized across the gate electrode level layout. Linear-shaped layout features within the gate electrode level layout extend over one or more of the p-type and/or n-type diffusion regions to form PMOS and NMOS transistor devices. A number of the PMOS transistor devices is equal to a number of the NMOS transistor devices in the cell.

  Recently Added Patents
Compound semiconductor epitaxial structure and method for fabricating the same
Video editing apparatus
System and method for managing content on a network interface
Scattering spectroscopy employing hotspot-aligned nanopores
Apparatus and method for layered decoding in a communication system using low-density parity-check codes
Dynamic report mapping apparatus to physical data source when creating report definitions for information technology service management reporting for peruse of report definition transparency a
Link establishment in a wireless communication environment
  Randomly Featured Patents
Recording apparatus and method of controlling the same
Image displaying apparatus, holding member thereof, and image displaying system
Systems and methods for interactive image data acquisition and compression
Ribbed underground storage tank
Non-volatile memory cell and fabrication method
Water-borne, alkali-developable, photoresist coating compositions and their preparation
Polyhydric alcohols
Facsimile machine
3D authoring tool ensuring no buffer underrun upon jumps