Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for fabricating integrated circuit including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed fr










Image Number 14 for United States Patent #8088681.

A cell layout of a semiconductor device includes a diffusion level layout including a plurality of diffusion region layout shapes, including p-type and n-type diffusion regions separated by a central inactive region. The cell layout also includes a gate electrode level layout for the entire cell defined to include linear-shaped layout features placed to extend in only a first parallel direction. Adjacent linear-shaped layout features that share a common line of extent in the first parallel direction are separated from each other by an end-to-end spacing that is substantially equal and minimized across the gate electrode level layout. Linear-shaped layout features within the gate electrode level layout extend over one or more of the p-type and/or n-type diffusion regions to form PMOS and NMOS transistor devices. A number of the PMOS transistor devices is equal to a number of the NMOS transistor devices in the cell.








 
 
  Recently Added Patents
Photoacoustic joulemeter utilizing beam deflection technique
Channel marking for chip mark overflow and calibration errors
Magnetic reading and writing device
Fire detector
Aqueous composition with agents to inhibit water evaporation
Image forming apparatus having a primary transfer unit, a secondary transfer unit, and a direct transfer unit
Nonvolatile memory device
  Randomly Featured Patents
Method and apparatus for reducing or eliminating stray light in an optical test head
Returned stair tread having moisture compensated joint and method for making same
Robotic workcell control system with a binary accelerator providing enhanced binary calculations
Method for forming an insulating film
Power-factor-corrected AC/DC converter
System and method for independent branching in systems with plural processing elements
Multiple path routing
Semiconductor device having insulating film with surface modification layer and method for manufacturing the same
Taxiway awareness and advisory system
Game encouraging self-improvement