Resources Contact Us Home
Method for fabricating integrated circuit including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed fr

Image Number 14 for United States Patent #8088681.

A cell layout of a semiconductor device includes a diffusion level layout including a plurality of diffusion region layout shapes, including p-type and n-type diffusion regions separated by a central inactive region. The cell layout also includes a gate electrode level layout for the entire cell defined to include linear-shaped layout features placed to extend in only a first parallel direction. Adjacent linear-shaped layout features that share a common line of extent in the first parallel direction are separated from each other by an end-to-end spacing that is substantially equal and minimized across the gate electrode level layout. Linear-shaped layout features within the gate electrode level layout extend over one or more of the p-type and/or n-type diffusion regions to form PMOS and NMOS transistor devices. A number of the PMOS transistor devices is equal to a number of the NMOS transistor devices in the cell.

  Recently Added Patents
Ion generation using wetted porous material
Fibrous laminate interface for security coatings
Method for detecting security error in mobile telecommunications system and device of mobile telecommunications
Providing user interfaces and window previews for hosted applications
Luminescent substrate for liciferase
Mounting apparatus for PCI card
Arbitration for memory device with commands
  Randomly Featured Patents
High withstand voltage semiconductor device with shallow grooves between semiconductor region and field limiting rings with outer mesa groove
Novelty cup
Clamping device
Silver oxide primary cell
Method for manufacturing nanostructured thin film electrodes
Container and closure
Environmentally cognizant power management
Process for preparing a multicolored proof and radiation-sensitive recording material for use in this process
Child alert system
Sigma-delta analog-to-digital converter with filtration having controlled pole-zero locations, and apparatus therefor