Resources Contact Us Home
Method for fabricating integrated circuit including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed fr

Image Number 14 for United States Patent #8088681.

A cell layout of a semiconductor device includes a diffusion level layout including a plurality of diffusion region layout shapes, including p-type and n-type diffusion regions separated by a central inactive region. The cell layout also includes a gate electrode level layout for the entire cell defined to include linear-shaped layout features placed to extend in only a first parallel direction. Adjacent linear-shaped layout features that share a common line of extent in the first parallel direction are separated from each other by an end-to-end spacing that is substantially equal and minimized across the gate electrode level layout. Linear-shaped layout features within the gate electrode level layout extend over one or more of the p-type and/or n-type diffusion regions to form PMOS and NMOS transistor devices. A number of the PMOS transistor devices is equal to a number of the NMOS transistor devices in the cell.

  Recently Added Patents
Reliability fire pressure switch
Salts and polymorphs of desazadesferrithiocin polyether analogues as metal chelation agents
Compact light shield for flash photography
Manipulation of an alternative respiratory pathway in photo-autotrophs
Method of sending CTI messages in a communication system
Mixed reactant flow-by fuel cell
  Randomly Featured Patents
Power management
System and method for nerve modulation using noncontacting electrodes
Process for rutile flotation by means of N-benzoyl-N-phenylhydroxylamine as a selective collector
Ceramic electronic device and method of manufacturing the device
Residual solvent extraction method and microparticles produced thereby
Adrenergic blocking agents
Palladium phosphine ligand catalyst
Knowledge broadcasting and classification system
Large-capacity power screen
Drill bit having a thrust bearing heat sink