Resources Contact Us Home
Method for fabricating integrated circuit including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed fr

Image Number 14 for United States Patent #8088681.

A cell layout of a semiconductor device includes a diffusion level layout including a plurality of diffusion region layout shapes, including p-type and n-type diffusion regions separated by a central inactive region. The cell layout also includes a gate electrode level layout for the entire cell defined to include linear-shaped layout features placed to extend in only a first parallel direction. Adjacent linear-shaped layout features that share a common line of extent in the first parallel direction are separated from each other by an end-to-end spacing that is substantially equal and minimized across the gate electrode level layout. Linear-shaped layout features within the gate electrode level layout extend over one or more of the p-type and/or n-type diffusion regions to form PMOS and NMOS transistor devices. A number of the PMOS transistor devices is equal to a number of the NMOS transistor devices in the cell.

  Recently Added Patents
Lubricant composition
Method for driving bistable display device
Plants and seeds of hybrid corn variety CH514730
Methods for fabricating semiconductor devices
Storage device performance alignment notification
Managing delivery of application server content
Method and system for leveraging the power of one's social-network in an online marketplace
  Randomly Featured Patents
Return device for steering mechanism
Torque measurement
Liquid ejecting method and liquid ejecting apparatus
Interface device
Low frequency inductive tagging for lifecycle management
Ladder shield
Resistive keyboard with status keys
Network data communication system
Level and edge sensitive input circuit
Systems and methods for multiplexing and demultiplexing multiple data sources