Resources Contact Us Home
Method for fabricating integrated circuit including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed fr

Image Number 14 for United States Patent #8088681.

A cell layout of a semiconductor device includes a diffusion level layout including a plurality of diffusion region layout shapes, including p-type and n-type diffusion regions separated by a central inactive region. The cell layout also includes a gate electrode level layout for the entire cell defined to include linear-shaped layout features placed to extend in only a first parallel direction. Adjacent linear-shaped layout features that share a common line of extent in the first parallel direction are separated from each other by an end-to-end spacing that is substantially equal and minimized across the gate electrode level layout. Linear-shaped layout features within the gate electrode level layout extend over one or more of the p-type and/or n-type diffusion regions to form PMOS and NMOS transistor devices. A number of the PMOS transistor devices is equal to a number of the NMOS transistor devices in the cell.

  Recently Added Patents
Process for preventing polymerization of cracked volatile products during pyrolysis and gasification
Potential separation for filling level radar
Moving picture decoding device and moving picture decoding method
Systems and methods for controlling registration of advancing substrates in absorbent article converting lines
Method and system for fail-safe call survival
Secure mobile ad hoc network
Signal processor and signal processing method
  Randomly Featured Patents
Spherical mechanical linkage and multi-axis trackers
Line terminal for determining operational status of a U interface
Folding device in a corrugated cardboard box making machine
Rotating bird feeder/house
Threaded fastener
Diverter for sorter and method of diverting
Automatic access of internet content with a camera-enabled cell phone
Paper feed system
Garment clasp
Lead with fibrous matrix coating and methods related thereto