Resources Contact Us Home
Method for fabricating integrated circuit including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed fr

Image Number 14 for United States Patent #8088681.

A cell layout of a semiconductor device includes a diffusion level layout including a plurality of diffusion region layout shapes, including p-type and n-type diffusion regions separated by a central inactive region. The cell layout also includes a gate electrode level layout for the entire cell defined to include linear-shaped layout features placed to extend in only a first parallel direction. Adjacent linear-shaped layout features that share a common line of extent in the first parallel direction are separated from each other by an end-to-end spacing that is substantially equal and minimized across the gate electrode level layout. Linear-shaped layout features within the gate electrode level layout extend over one or more of the p-type and/or n-type diffusion regions to form PMOS and NMOS transistor devices. A number of the PMOS transistor devices is equal to a number of the NMOS transistor devices in the cell.

  Recently Added Patents
Multilayered material sheet and process for its preparation
Optical recording medium, and method for producing optical recording medium
Power converter and method of power conversion
Ice data collection system
O-space imaging: highly efficient parallel imaging using complementary nonlinear encoding gradient fields and receive coil geometries
Potato cultivar F10
Varying latency timers in a wireless communication system
  Randomly Featured Patents
Multi-purpose splint
Solar ladder
Method and apparatus for power adaptation control in closed-loop communications
Therapeutic guanine esters
Controlling diffused-air bubbles in ink-jet print cartridges
Manganese containing layer for magnetic recording media
Mouthpiece devices and methods to allow UV whitening of teeth
Knowledge-based methods for genetic network analysis and the whole cell computer system based thereon
Desired rate of turn bank angle indicator
Arrangement and method for polishing a surface of a semiconductor wafer