Resources Contact Us Home
Method for fabricating integrated circuit including separated diffusion regions of different type each having four gate electrodes with each of two complementary gate electrode pairs formed fr

Image Number 14 for United States Patent #8088681.

A cell layout of a semiconductor device includes a diffusion level layout including a plurality of diffusion region layout shapes, including p-type and n-type diffusion regions separated by a central inactive region. The cell layout also includes a gate electrode level layout for the entire cell defined to include linear-shaped layout features placed to extend in only a first parallel direction. Adjacent linear-shaped layout features that share a common line of extent in the first parallel direction are separated from each other by an end-to-end spacing that is substantially equal and minimized across the gate electrode level layout. Linear-shaped layout features within the gate electrode level layout extend over one or more of the p-type and/or n-type diffusion regions to form PMOS and NMOS transistor devices. A number of the PMOS transistor devices is equal to a number of the NMOS transistor devices in the cell.

  Recently Added Patents
Nonvolatile semiconductor memory device and method for controlling the same
Economic filtering system for delivery of permission based, targeted, incentivized advertising
Method and apparatus for monitoring and/or controlling the curing of cements used in medical procedures
System and method for storing redundant information
Multi-radio coexistence
Method for computer-based determination of a position in a map, navigation device and mobile radio telephone
Cytokine receptors associated with myelogenous haematological proliferative disorders and uses thereof
  Randomly Featured Patents
Process for preparing graft and block copolymers of polyphenylene oxides and polyesters and copolymers prepared by said process
Telephone exchange equipment
Alphanumeric serial printer with a flexible membrane printing element
Apparatus and method for utilization of limited write memory
Non-ferrous metal recovery method utilizing a melt sulphation reaction
Anti-submarining airbag for vehicle seat
Device for traversing optical pickup of a disc drive
Night light
Connecting interchangeable connectors with pins shared by different cable types