Resources Contact Us Home
Gaming machine with dialog outputting method to victory or defeat of game and control method thereof

Image Number 19 for United States Patent #8083587.

A slot machine 1 of the present invention makes a control so as to: sequentially store the number of game values consumed per unit game; sequentially store the number of game values given per unit game; calculating a difference between the total number of game values given and the total number of game values consumed, as a self game value difference; transmitting the self game value difference to outside; receiving someone's game value difference from outside; when the self game value difference and the someone's game value difference are in a predetermined relationship, voice-outputting, by the conversation controller 91, an answer at volume corresponding to the predetermined relationship from the speaker 23 in response to a voice input through the microphone 90; and delete the stored numbers of game values given and consumed, under a predetermined condition.

  Recently Added Patents
Plasma panel based radiation detector
Avoiding conflict in update in distributed environment employing multiple clients
Fusing apparatus and image forming apparatus provided with the same, and heating apparatus
Compression molding method and reinforced thermoplastic parts molded thereby
Single-chain variable fragment (scFv) able to recognize and bind CD99 human protein
Load balancing for parallel tasks
Avalanche photo diode and method of manufacturing the same
  Randomly Featured Patents
Method of determining ambient pressure for fuel injection
Temperature control assembly receivable in a container lid
Machine for compacting fuel assemblies
Workflow agent for a multimedia database system
Programmable logic devices with transparent field reconfiguration
Resin intake manifold for multicylinder engine
Rotating maze game device
Optical element, optical pickup device comprising the same, and unnecessary light elimination method
Device for protecting a wound
Process for integrating stacked capacitor DRAM devices with MOSFET devices used for high performance logic circuits