Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures










Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.








 
 
  Recently Added Patents
Ink composition, ink for inkjet recording and ink set using the ink
Positive electrode active material for nonaqueous electrolyte secondary battery
Intrinsic absorber layer for photovoltaic cells
Housekeeping cart
Haworthia plant named `CAPETOWN`
Conductor-mixed active electrode material, electrode structure, rechargeable battery, and manufacturing method of conductor-mixed active electrode material
Image processing unit, image processing method and program
  Randomly Featured Patents
Flat panel light source device and passive display device utilizing the light source device
Wind driven turbine generator
Structure of golf score board
Filter unit and filter
Gyro-compass positioning apparatus
Circuit board and radiating heat system for circuit board
High-temperature battery
Surface mountable low IMD ferrite isolator/circulator structure
Attack dog security system
Collapsible wheelchair and lift assembly