Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Image forming apparatus capable of timely starting different image formation mode
Victim port-based design for test area overhead reduction in multiport latch-based memories
Process for the production of alcohol
Coating composition, and a process for producing the same
Data transfer operation completion detection circuit and semiconductor memory device provided therewith
Circuit arrangement for a piezo transformer, and method therefor
Passive millimeter wave differential interference contrast polarimetry
  Randomly Featured Patents
Trailer mounted personal water-craft support structure
Radiolabelled amino acid formulations stored in an unfrozen state
Submerged breakwater for use as a perch for sand retention
Systems and methods for ablating body tissue
Transaction recognition and prediction using regular expressions
Dual bus interface transfer system for central processing module
Fixing device and image forming apparatus using the same
Securing an access provider
Method and apparatus for fabricating insulative panel
Method for matching electronic advertisements to surrounding context based on their advertisement content