Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Image forming apparatus, image forming method, and program
Image forming apparatus, color-misregistration correcting method, and computer program product
Allocation of communication channels
System and method for efficient interpretation of natural images and document images in terms of objects and their parts
Systems, methods, and media for identifying matching audio
Data storage apparatus and apparatus and method for controlling nonvolatile memories
Nanobodies against tumor necrosis factor-alpha
  Randomly Featured Patents
Vehicle body panel structure
Semiconductor device with interlocking clip
Wiper blade for motor vehicle glass panes
Routing method
Recycling bin cart
Evaluation of reputation of an entity by a primary evaluation centre
System and method for positioning a magnetic head transducer on a flexible storage media
Method and device to characterize cell traffic
Pixel pages optimized for GLV