Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures










Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.








 
 
  Recently Added Patents
Micro-electro-mechanical system device, out-of-plane sensor and method for making micro-electro-mechanical system device
Low collateral damage air defense projectile
Spacer profile having a reinforcement layer
Ageing-resistant mounting for inflatable airbag module
Signal transmitter device comprising an electrical acoustic signal transmitter
Reactor designs for use in ammonothermal growth of group-III nitride crystals
Image measuring apparatus
  Randomly Featured Patents
Narcissus correction for infrared scanning microscope
Customizable transaction card
Temperature transducer
High foaming, grease cutting light duty liquid composition containing a C12/C14 alkyl amido propyl dimethyl amine oxide
Hollow fiber bundle and a method and device for its manufacture
Use of selenium for treating patients suffering from systemic inflammatory response syndrome (SIRS), and composition for implementing said treatment
Display device for linearly displaying a non-linear input variable
Semiconductor device
Fluid transfer device
Process for removing heavy metals and other ions from an aqueous solution