Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures










Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.








 
 
  Recently Added Patents
Data distribution apparatus, data distribution method, and distribution control program
Lentiviral gene transfer vectors and their medicinal applications
Identifying multi-component carrier cells
Method of manufacturing nitride semiconductor and nitride semiconductor element
Molded surface of a concrete product
Heat shield and laminated glass
Xylitol-based anti-mucosal compositions and related methods and compositions
  Randomly Featured Patents
System for detecting certain erroneous fault-indicating data in a protective relay for power systems
Apparatus for collecting effluent oil
High bulk tissue comprising expandable microspheres
Semiconductor memory device operable for both of CAS latencies of one and more than one
Preventing forwarding of a packet to a control plane
Method of overlocking at least one strand in an anchoring block and system for overlocking at least one strand in an anchoring block
Method for controlling the record speed of a multi-layered optical disc
Vertical digital projector
Array substrate and method of manufacturing the same
Synthetic molecules that specifically react with target sequences