Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Method of fabricating display device
Automatic detection of image degradation in enhanced vision systems
Wound dressing with a discontinuous contact layer surface
Semiconductor device
Mirac proteins
Control of protein activity using a conducting polymer
System and method for improving text input in a shorthand-on-keyboard interface
  Randomly Featured Patents
Lim sorting conveyor
Constructional elements of concrete
Sportman's waterproof suit
Lubricant-feeding material
Method for increasing the conductivity of electrically resistive organic materials
Electronic equipment for optical communication capable of saving power
Heat exchanging chassis
Method of and arrangement for transmitting messages in a digital radio transmission system
Photovoltaic power plant output
Clock gene and gene product