Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Data latch circuit and electronic device
Pharmaceutical composition comprising gabapentin or an analogue thereof and an .alpha.-aminoamide and its analgesic use
Method for enhanced subsurface electromagnetic sensitivity
Portable stand
Polyester resin for toner, electrostatic charge image developing toner, electrostatic charge image developer, toner cartridge, process cartridge, image forming apparatus, and image forming met
Segmentation of a product markup image based on color and color differences
Device in a system operating with CAN-protocol and in a control and/or supervision system
  Randomly Featured Patents
Test circuit for testing execution of a handshake protocol and method for testing execution of handshake protocol
One step binary summarizer
Television receiver
Information recording apparatus and computer program
Camouflage pattern for sheet goods
Process of making poly(glycidyl azide) product and compounds useful therein
Call processing system with call screening
Calling party identification device with message function
Lens-fitted photo film unit and electronic flash device for use therewith
Led display device and method for controlling the same