Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Compound semiconductor epitaxial structure and method for fabricating the same
Semiconductor device and method of manufacturing the same
Filler containing composition and process for production and use thereof
Method and apparatus for filter-less class D audio amplifier EMI reduction
Computerized apparatus for identifying industries for potential transfer of a job function
Bit error mitigation
Integrated circuit packaging system with interconnects and method of manufacture thereof
  Randomly Featured Patents
Diaphragm pump with integrated pressure sensor
Light emitting apparatus
Image-forming optical system
System and method for enhancing buyer and seller interaction during a group-buying sale
Insulation test apparatus including improved means for simultaneous display
Versatile exercising machine
Dosage forms comprising polymers comprising different molecular weights
Livestock feeder
Film archival storage holder and method
Light-sensitive material comprising light-sensitive layer comprising a salt of a hydrazine derivative with an organic acid provided on support