Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Bicyclic azaheterocyclic carboxamides
Method and system for associating a cell-sector with time-dependent location parameters
Wireless enclosure
Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device
Methods and systems for determining the reliability of transaction
Receiving security risk feedback from linked contacts due to a user's system actions and behaviors
Pre-distortion architecture for compensating non-linear effects
  Randomly Featured Patents
Method and apparatus for button sewing
Business and social media system
Device and method for forming a workpiece
Image recording apparatus and method, image playback apparatus and method, and recording medium
Method and apparatus for false twist spinning
Mounting structure for die, punch and core rod assembly for compacting powder material
Method and apparatus for laser-assisted hair transplantation
Door actuating mechanism
Process and catalyst for olefin polymerization
Apparatus and method for recording/reproducing magneto-optical information