Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Method for implementing dynamic pseudorandom keyboard remapping
Mobile tablet information handling system support
Methods and compositions for improved F-18 labeling of proteins, peptides and other molecules
Automatic portable electronic device configuration
System, method and program recording medium for supply capacity estimation
Methods, systems, and computer-readable media for providing an event alert
Jet pump and reactor
  Randomly Featured Patents
Amusement apparatus
Exopolysaccharide production from submerged mycelial culture of mushroom
Method for the early detection of pancreatic cancer and other gastrointestinal disease conditions
Calibrating a test system using unknown standards
Method and apparatus for wrapping printed sheets
Extensible absorbent articles
Screening of compounds for BGT1 transporter activity
Secondary containment of above-ground tanks for flammable materials
Nitro- or cyano-derivatives of 2-imino-imidazolines and 2-imino-tetrahydropyrimidines
Cross-core calibration in a multi-radio system