Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Hand sign
Liquid crystal display apparatus
Food safety printer
Soybean cultivar CL0911444
Method and system for parallelizing data copy in a distributed file system
Qualification screening system and screening method thereof, qualification screening device and device under qualification screening
Panel for decoration
  Randomly Featured Patents
Top-fill hummingbird feeder with twist bottle valve
Policy management in a roaming or handover scenario in an IP network
Cross correlated doppler radar/infra red velocity and presence sensor
Intravascular catheter having combined imaging abrasion head
Abutment of insulating panels
Full and empty flag generator for synchronous FIFOS
Crown lock structure and timepiece having crown lock structure
Roller assembly for an in-line roller skate
Inverter-integrated electric compressor
Method and apparatus for increasing an amount of memory on demand when monitoring remote mirroring performance