Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
JTAG multiplexer with clock/mode input, mode/clock input, and clock output
Energy storage device package
Gearbox housing
Handheld electronic communication device having sliding display
Power supply device
Fabric care compositions comprising front-end stability agents
Electric power supply system and electric power supply system for motor vehicle
  Randomly Featured Patents
Novel sustained release tablet formulations
Door pull
Method for making heteropolyacid catalysts and catalysts made by the method
Aircraft undercarriage with ride control means
Railroad car for hauling large highway trucks and method of loading
Feed dispenser
N-substituted triazole derivatives and fungicidal use thereof
Digital time indicator
Electrical connection box
Apparatus and method for client-side compositing of video streams