Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Portion of display panel or screen with an icon
Method and system for the geolocation of a radio beacon in a search and rescue system
Method and apparatus for power management control of an embedded memory having sleep and shutdown features
Low powered activation arrangement and method thereof
Mesa-shaped piezoelectric resonator element
Soybean variety XB51J12
System and method for evaluating equipment rack cooling performance
  Randomly Featured Patents
Electric toaster oven broiler control
X-ray diffractometer
Delta-sigma analog-to-digital converter suitable for use in a radio receiver channel
Tire sidewall
Combustion synthesis method and products
Emulsifier-free finely disperse systems of the oil-in-water- and water-in-oil- type
Locking phono plug
Color filter
Filamented lamp manufacture method
Cover component of airbag system, airbag system, and vehicle interior trim