Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Navigational cube for matching vendor offerings to service provider requirements
System and method to assess and report the health of landing gear related components
Providing a feedback loop in a low latency serial interconnect architecture
Image forming apparatus, information processing method, and storage medium for generating screen information
Liquid dispensing apparatus
Support member, rotation device comprising such a support and rolling bearing assembly including such a detection device
Method for forming pattern
  Randomly Featured Patents
Assay for PCSK9 inhibitors
Golf club head
Human bind molecules capable of neutralizing influenza virus h5n1 and uses thereof
Spinning apparatus
Delivery system housing a plurality of delivery devices
N-dimensional multi-port memory
Animal caging system
Polishing liquids for activating and/or conditioning fixed abrasive polishing pads, and associated systems and methods
Cutlery sharpening apparatus
IMS call routing using tel-URIs