Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Terminal device, system and computer readable medium
Data converter with configurable functions
Enzymatic demethylation of flavonoids
Forming agent for gate insulating film of thin film transistor
JTAG multiplexer with clock/mode input, mode/clock input, and clock output
Ionic compound, anti-static pressure-sensitive adhesive and polarizer comprising the same
Computer implemented apparatus for generating and filtering creative proposal
  Randomly Featured Patents
Methods of, coatings and linings for water intake system components and other equipment exposed to a marine environment
Electric cable conduit
Automatic sprouter system
Compressible thermally-conductive interface
Electrohydraulic method and apparatus
Multiple gob shearing mechanism operating in a straight line
Compounds and methods for diagnosis and immunotherapy of tuberculosis
Double-blown PET bottle shaped container having essentially no residual stress and superior heat resistance
Peach tree named `NEPTUNE I`
Hermetically sealed high temperature strain gage