Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures










Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.








 
 
  Recently Added Patents
Newly identified human rhinovirus of HRV-C and methods and kits for detecting HRV-Cs
Method and system for providing cloud based network security services
Resist underlayer film forming composition for lithography, containing aromatic fused ring-containing resin
Television with a stand
Light-emitting device package and method of manufacturing the same
Composite high reflectivity layer
User interface for integrating applications on a mobile communication device
  Randomly Featured Patents
Pizza with segmented crust
Sealing device for charged particle beam welding
Closing device for binding combs
In-line sampling with continuous flushing for friction sensitive liquid nitrate ester compositions
Portable folding microform reader
System and method for visual chat
Utility meter reading system
Wiring substrate and semiconductor device and method of manufacturing the same
Inflatable structures
E-isomeric fullerene derivatives