Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Taste receptors of the T1R family from domestic cat
Methods for measuring media performance associated with adjacent track interference
Audio processing in a multi-participant conference
Flexible organic light emitting device and manufacturing method thereof
Method for mapping resource units
Image forming apparatus and method of translating virtual memory address into physical memory address
Train car for proppant containers
  Randomly Featured Patents
Portable and collapsible seat
Multi-stacked semiconductor dice scale package structure and method of manufacturing same
Pickup apparatus for disk player having a frame for supporting a half-mirror
Catheter for selective catheterization of aortic branches
Air freshening devices
Hydrogel compositions and methods of preparation thereof
Enzymatic production of maltohexaose-rich compositions
Seat position sensor
Implantable biomedical devices on bioresorbable substrates