Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures










Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.








 
 
  Recently Added Patents
Method and apparatus for distributing promotional materials
Compositions for inhibiting NADPH oxidase activity
Passive translational velocity measurement from optical information
Method for controlling operation of a wind turbine
Fire detector
System and method of verification of analog circuits
Dye sensitised solar cell
  Randomly Featured Patents
Optical fiber microscopy launch system and method
Copying machine
Constant current needle annealing
Method and apparatus for the continuous and discontinuous production of boards of ligneous material
Sensor arrangement with pressure detector and sensor circuit
Read only memory
Device and method for connecting a blood pump without trapping air bubbles
Neutral buoyancy auto-balancer
Image forming device creating a preview image
Distributed computing architecture with dynamically reconfigurable hypervisor nodes