Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Sharing networks determined by sharing of items between individuals
Compact light shield for flash photography
Plants and seeds of hybrid corn variety CH514730
System for encrypting and decrypting a plaintext message with authentication
Apparatus and method for exerting force on a subject tissue
Method and system for fail-safe call survival
  Randomly Featured Patents
Positive lead-acid battery grids and cells and batteries using such grids
Capacitance controlling process
Portable tracked wheel
Method for promoting regeneration of a catalyst in a fluidized regenerator
Lockable hinge for a saw blade guard
Kit of parts for a welded trailer hitch
Wire bond connection system with cancellation of mutual coupling
Method and apparatus for testing solderability and de-soldering wicks
Telephone booth
Single-lens reflex camera body