Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Method and system for providing an intelligent visual scrollbar position indicator
Method and apparatus for optimizing transmission diversity
Modulation of TIM receptor activity in combination with cytoreductive therapy
Mobile device case with storage compartment
Chemically bonded carbon nanotube-polymer hybrid and nanocomposite thereof
Single integrated circuit configured to operate both a capacitive proximity sensor device and a resistive pointing stick
Systems and methods to provide report part via a web service
  Randomly Featured Patents
Spot marker buoy
End termination materials for reclosable polymeric bags
Combination of furniture foot cover and sliding device
Folding work bench
Sputtered indium oxide films
Transmission rate control method, radio base station and radio network controller
Modular nut plate assemblies and methods of using the same
Liquid solvent transportation process
Multi-dimensional high performance liquid chromatographic separation technique (STAR7) for quantitative determinations of 7 fractions in heavy petroleum streams boiling above 550 degrees F
Image processing apparatus, image processing method, and program for combining still images