Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures










Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.








 
 
  Recently Added Patents
Solar cell with hyperpolarizable absorber
Output device, source apparatus, television set, system, output method, program, and recording medium
Automatic baroreflex modulation responsive to adverse event
Method for manufacturing semiconductor element and semiconductor device, and deposition apparatus
Heat transfer label for decorating a metal container
Device and implantation system for electrical stimulation of biological systems
Semiconductor memory device, test circuit, and test operation method thereof
  Randomly Featured Patents
Calibrachoa plant named `KLEC00070`
Lamp with internally attached eyelet lead, and method therefor
Guide wire with adjustable stiffness
Pressure responsive valve
Lock-up device of hydraulic torque transmitting apparatus
Dynamic management of embedded coded images in a digital storage device
Concentrated UV light curing of adhesive for pivot applications
Gas cooktop burner
Hierarchical storage management (HSM) for redundant array of independent disks (RAID)
Methods for making mesostructured zeolitic materials