Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Process for preparing red cocoa ingredients, red chocolate, and food products
Critical word forwarding with adaptive prediction
System and method for configuring software applications in a motor vehicle
Transferring data by touch between touch-screen devices
Sealing member for piezoelectric resonator device, and piezoelectric resonator device
Pyrazole kinase modulators and methods of use
Controlling a video window position relative to a video camera position
  Randomly Featured Patents
Automatic load push-pull slipsheet handler
System and method for dynamic, feature-based playlist generation
Attaching a speaker to a computer component
System and method for neuromuscular reeducation
Tinted polyvinyl chloride composition and a method for its manufacture and use in a cable
Laser markable molding compound
System for electrically distributing personalized information
Leak containment system for a stuffing box
Streamer cable with enhanced properties
Method and installation for dip coating of a metal strip, in particular of a steel strip