Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures










Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.








 
 
  Recently Added Patents
Method and system for imaging a cross section of a specimen
Method and apparatus for map transmission in wireless communication system
Plant disease control composition and its use
Sampling switch circuit that uses correlated level shifting
Method and apparatus for encoding and decoding video based on first sub-pixel unit and second sub-pixel unit
Methods to fabricate a photoactive substrate suitable for microfabrication
Method for processing an algae medium containing algae microorganisms to produce algal oil and by-products
  Randomly Featured Patents
Method of simultaneous oxidation of carbon monoxide and unburned fuel in methanol vehicle exhaust
Linkage for lift/lowering control for a patient supporting platform
Novel squalene synthetase inhibitors
Cyclohexanesulfonyl derivatives as GlyT1 inhibitors to treat schizophrenia
Op driver with the function of canceling op offset
Field frame for finder
Flying object
Plasma treatment system
Forced opening and closing type valve operating system
Damper disk assembly