Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Polypeptide microparticles
Embedded package and method for manufacturing the same
Carbonyl-ene functionalized polyolefins
Materials and methods for synthesis of a flavor and aroma volatile in plants
Platform for generating electricity from flowing fluid using generally prolate turbine
Per-request control of DNS behavior
Portable electronic device housing including hinge
  Randomly Featured Patents
Illuminated stilt apparatus
Sample processor card for use in chemical analysis apparatus
Setting and finger ring
Short coupled airplane with variable wing lift
Product dispensing measuring device
Drawing and beaming a weftless warp of yarns
Heat exchanger incorporating a tube bundle arranged in a cylindrical bundle casing held radially inside an outer cylindrical casing
Pre-loading joint flanges
Method of forming stacked die package