Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Promoting content
Method for making an abrasion-resistant steel plate and plate obtained
(Meth)acrylic resin composition, imidized (meth)acrylic resin composition, and film obtained by molding them
Preparation and use of meristematic cells belonging to the Dendrobium phalaenopsis, Ansellia, Polyrrhiza, Vanilla, Cattleya and Vanda genera with high content of phenylpropanoids, hydrosoluble
Universal tablet and smartphone holder
Vehicle display system or projection display for a motor vehicle, and calibration method
Optical cable plug-in detection
  Randomly Featured Patents
Removable vehicle top
Fluid pressure control device
System and method for obtaining attitude from known sources of energy and angle measurements
Peritoneal dialysis machine with user interface
High power semiconductor laser diodes
Oximeter and medical sensor therefor
Wafer dispenser
Optical analyzer
Optical unit and associated method
Casting methods with composite molded core assembly