Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Compounds, compositions and methods for reducing lipid levels
System and method for providing location and access network information support in a network environment
Systems and methods for port mirroring with network-scoped connection-oriented sink
Microcapsules, their use and processes for their manufacture
Self-correcting amplifier system
Chromene compound
  Randomly Featured Patents
Method and apparatus for rotating an item
Parenteral dosage form
Sanding apparatus
Animal field dressing hanger
Manufacture of cement clinker from raw slurry
Image capture apparatus and control method thereof
Scanning circuit of image sensor
Appendable system and devices for data acquisition, analysis and control
Hand held data entry unit
Channel letter lighting using light emitting diodes