Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures










Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.








 
 
  Recently Added Patents
Method and apparatus for magnetic response imaging
Display method of plasma display apparatus and plasma display apparatus
Delivering messages from message sources to subscribing recipients
Method, system, and computer program product for tracking and accounting for roaming of mobile devices
Lubricating oil compositions for internal combustion engines
Extending status models in a computer system
Liquid densitometer
  Randomly Featured Patents
Image forming apparatus having a chassis containing a curved part that supports a roller bearing
Vertebrate smoothened proteins
Redundancy arrangement using a focused ion beam
One-piece plastic snap-hinge closure
Japanese pear tree `Hougetsu`
Wire bonding method, wire bonding apparatus and semiconductor device produced by the same
Reticulation resistant photoresist coating
Method of manufacture of a long point drill screw
Portable tester for measuring slip resistance
Cardiac/pulmonary resuscitation method and apparatus