Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Advertisement in operating system
Method, apparatus, and system for synchronizing contents
DL control channel structure enhancement
High performance actuator motor
Dye-sensitized solar cell, dye-sensitized solar cell module, and coating liquid for forming electrolyte layer
System and method for improving cache efficiency
Non-volatile memory cell containing a nano-rail electrode
  Randomly Featured Patents
Method of manufacturing a semiconductor device and method of forming a film
Dish storage cart with central storage
Analog-to-digital transition: selecting the optimal cellular radio mix
Image pickup apparatus and focus control method
Hub member and shaft journal assembly and method
Permeable paver and manufacturing method therefor
Antenna device
Integrated circuit chip produced by using frequency doubling hybrid photoresist
Fasteners for use with gastric restriction
Packaged chip having features for improved signal transmission on the package