Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures










Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.








 
 
  Recently Added Patents
Image generation device with optimized dose control
Curable inks comprising surfactant-coated magnetic nanoparticles
Generalized AC-DC synchronous rectification techniques for single- and multi-phase systems
Hydroxylated amide skin moisturizer
Flash drive
Method and system for routing telephony communications together with modified calling party identifier information
Method and computed tomography device and data storage medium for performing a dynamic CT examination on a patient
  Randomly Featured Patents
Substituted triazolinone herbicides and plant growth regulators
Electronic time setting for a quartz analog watch
Ceiling fan bracket unit
Method of diagnosis of cancer based on gene expression profiles in cells
Process for producing L-tryptophan, and a pure culture of a microorganism strain used in said process
Pyrrole derivatives with angiotensin II antagonist activity
Adjustment pipe for fuel injection valve, and press-fitting structure and press-fitting method for the same
Programmable polarity for high speed differential interfaces
Universal dumpster
Methods of forming semiconductor package