Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures










Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.








 
 
  Recently Added Patents
Liquid crystal display apparatus
Character input device and program for displaying next word candidates based on the candidates' usage history
Method and system for automatically identifying wireless signal quality of a region
Ice data collection system
Automatic baroreflex modulation responsive to adverse event
Nucleic acid sequences encoding secE/sec61-gamma subunits of protein translocation complexes
Mobile phone
  Randomly Featured Patents
Sampler linearity by simultaneous derivative sampling
Method and program product for validation of circuit models for phase connectivity
Tap for extracting energy from transmission lines using impedance transformers
Method and machine for a balancing centering of workpieces which are to be machined only at certain portions, particularly crankshafts
Substituted 4-aminoquinoline derivatives as gastric acid secretion inhibitors
Construction block
Intramedullary device and method of use
Process for melt-spinning transparent acrylonitrile polymer fiber from a hydrophobic polymer
Index media for loose-leaf notebooks and wirebound notebooks
Semiconductor wafer processing method that allows device regions to be selectively annealed following back end of the line (BEOL) metal wiring layer formation