Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures










Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.








 
 
  Recently Added Patents
Video-recording reservation management apparatus, method, program, and system
Method to calibrate RF paths of an FHOP adaptive base station
Automatic population of feature capabilities on a communication device
Estimating optical characteristics of a camera component using sharpness sweep data
Pattern forming method using printing device and method of manufacturing liquid crystal display device using the same
Faucet
High-accuracy centered fractional fourier transform matrix for optical imaging and other applications
  Randomly Featured Patents
Swashplate assembly for a swashplate type hydraulic pressure device
Pseudowire protection using a standby Pseudowire
Semiconductor device with a capacitor
Paint applicator cleaning apparatus
Derivatives of type A and B synergimycins
Multiside coverage optical scanner
Housing for a data processing component
Pickup truck unloader
Fire fighting system for large container with flammable products
Polypeptides having cellulolytic enhancing activity and polynucleotides encoding same