Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Method of sheet alignment and method of post-processing comprising the same and method of image formation
Chip on chip semiconductor device including an underfill layer having a resin containing an amine-based curing agent
Shape memory polymers formed by self-crosslinking of copolymers
Method and an apparatus for processing an audio signal
Fine grain voltage scaling of back biasing
Modular system having expandable form factor
  Randomly Featured Patents
Protection implement, particularly for use in sports practice
Tabletop hot beverage vending machine
Carrying handle for a carton
High-low sensitivity pixel
Method for imaging mammalian tissue using 1-substituted- 4,7,10-tricarboxymethyl-1,4,7,10-tetraazacyclododecane and analogs
Spring supported railway vehicle
Method for computing maximum traffic capacitance of a base station using a virtual call
Optical connector with protective coating and method of manufacturing the same
Weather strip for use on a sunroof
Device for loading catalyst particles into a reaction zone