Resources Contact Us Home
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures

Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.

  Recently Added Patents
Electronic control apparatus
Architectural panel with bamboo rings light density embossed surface
Biphotonic photosensitizers, nanoparticles containing the same and their use as drugs
Cosmetic or pharmaceutical peptides containing uncoded amino acids and their use in the treatment and/or care of the skin, mucous membranes, or scalp
Preamplifier-to-channel communication in a storage device
System, device and method for transrating file based assets
Image sorting device, method, program, and integrated circuit and storage medium storing said program
  Randomly Featured Patents
Mode-locked two micron fiber lasers
Constant velocity universal joint
Hydrocyclone separators
Apparatus and method for detecting traffic lane mark for automotive vehicle
Frequency synthesizer systems and methods for three-point modulation with a DC response
Force limiting retractor with matching belt webbing
Sandal upper
Supported biscyclopentadienyl metal complexes
Cable end connector with locking member