Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure for inhibiting back end of line damage from dicing and chip packaging interaction failures










Image Number 13 for United States Patent #8076756.

A semiconductor product comprises a semiconductor substrate having a top surface and a bottom surface including a semiconductor chip. The semiconductor substrate has a top surface and a perimeter. A barrier is formed in the chip within the perimeter. An Ultra Deep Isolation Trench (UDIT) is cut in the top surface of the chip extending down therein between the perimeter and the barrier. A ILD structure with low-k pSICOH dielectric and hard mask layers is formed over the substrate prior to forming the barrier and the UDIT. The ILD structure interconnection structures can be recessed down to the substrate aside from the UDIT.








 
 
  Recently Added Patents
Automated user interface adjustment
Touchscreen with extended conductive pattern
System for targeted delivery of therapeutic agents
Image capturing apparatus, control method thereof, and program
Wireless subscriber managing storage of HARQ packets
Compositions and methods for activating innate and allergic immunity
Scoring records for sorting by user-specific weights based on relative importance
  Randomly Featured Patents
Bone cavity sealing assembly
Semiconductor device capable of switching operation modes
Projection optical system, exposure apparatus and device fabricating method
Potentiation of drug response
Latch cover
Method of manufacturing printed wiring board
Heater for billets
System and method for providing a ruggedized optical mounting system for use on aircraft
Animal feeding and watering station
System and method for manipulating domain pinning and reversal in ferromagnetic materials