Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Methods and apparatus for batch bound authentication










Image Number 5 for United States Patent #8068614.

A processing system may include a processing unit and nonvolatile storage responsive to the processing unit. The nonvolatile storage may include a candidate boot code module and an authentication code module. The processing unit may be configured to execute code from the authentication code module before executing code from the candidate boot code module. The authentication code module may have instructions which, when executed by the processing unit, cause the processing unit to read a processor identifier from the processing unit and determine whether the processor belongs to a predetermined set of processors associated with a specific vendor, based at least in part on the identifier, before executing any instructions from the candidate boot code module. The processing system may also test authenticity of the candidate boot code module before executing any instructions from the candidate boot code module. Other embodiments are described and claimed.








 
 
  Recently Added Patents
Method and apparatus for a cryptographically assisted commercial network system designed to facilitate buyer-driven conditional purchase offers
Parasitic element compensation circuit and method for compensating for the parasitic element
Noise spectrum tracking in noisy acoustical signals
Hybrid fiber constructions to mitigate creep in composites
Techniques for generating and displaying a visual flow of user content through a social network
Invisible fence battery charger
Imaging apparatus, control method thereof, and program
  Randomly Featured Patents
Signaling allocation method and apparatus thereof
Electrically pressurized torpedo launch system
Connection apparatus for a vending machine
Deformable pad for tree clamping jaws
Sacroiliac implant
Multi-touch device having dynamic haptic effects
Disc device
Front bezel for computer enclosure
Semiconductor memory cell and manufacturing method thereof
High performance, high capacitance gain, jack connector for data transmission or the like