Resources Contact Us Home
Edge evaluation techniques for graphics hardware

Image Number 7 for United States Patent #8063903.

The edge evaluation technique, in accordance with one embodiment of the present technology, includes determining a number of edges of a given primitive to be evaluated. The technique also includes sequencing evaluation of a first edge by a first edge evaluation circuit and a second edge by a second edge evaluation circuit during a first clock cycle. The technique further includes sequencing evaluation of a third edge by the first edge evaluation circuit and a fourth edge by the second edge evaluation circuit during a second clock cycle if three or more edges are to be evaluated.

  Recently Added Patents
Transactional consistency scheme
High damage threshold frequency conversion system
System and method for distributed security
Color stable manganese-doped phosphors
Agents for preventing and treating disorders involving modulation of the ryanodine receptors
Scalable header extension
  Randomly Featured Patents
Planar electrical power electronic modules for high-temperature applications, and corresponding production methods
Semiconductor memory device and magneto-logic circuit
CTE-matched heat pipe
Window blind with fabric assembly
Sensor for a document processor
High mixing reactor process
AC power supply
Systems and methods for online identity verification
Single transmission state media handling for ejecting, picking and loading
Disposable waste containment garment