Resources Contact Us Home
Method for planarization of wafer and method for formation of isolation structure in top metal layer

Image Number 12 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.

  Recently Added Patents
Bluetooth headset
Liquid crystal panel and liquid crystal display
Device for determining the absolute angular position of the steering wheel of an electric power-assisted steering column of a motor vehicle using weighted dynamic parameters of the vehicle
Semiconductor IC including pulse generation logic circuit
Semiconductor memory apparatus
Communication apparatus, communication method, and communication system
Hard disk drives having different rotational speeds
  Randomly Featured Patents
Light guide plate with a reflective means and process for forming the same
Joining of advanced materials by superplastic deformation
Method and system for machining muntin sections and seating bars
Automotive frame
Position sensor having at least two layers of light conductors
Self-storing vertical lift door system
Semiconductor memory device with ZQ calibration circuit
Modular manifold system
System for signal routing line aggregation in a field-programmable gate array
Adsorption of PCB's using biosorbents