Resources Contact Us Home
Method for planarization of wafer and method for formation of isolation structure in top metal layer

Image Number 12 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.

  Recently Added Patents
Instantaneous single click perpetual date mechanism
Generating network topology parameters and monitoring a communications network domain
Electronic apparatus and manufacturing method of electronic apparatus
Systems and methods of using dynamic data for wear leveling in solid-state devices
System and method for oscillator frequency control
Scalable pixel coverage function-map
Digital broadcasting transmission and reception system, and a signal processing method using turbo processing and turbo decoding
  Randomly Featured Patents
Air ride boat hull
Combine with pivotable straw guide element and straw chopper
Optical integrated circuit
Swimming goggles
Semiconductor device with STI sidewall implant
Material web drier
Wound care dressing and method using same
Endoscopic resection devices and related methods of use
Simulated mother-of-pearl
Semiconductor device and method of forming a semiconductor device