Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for planarization of wafer and method for formation of isolation structure in top metal layer










Image Number 12 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.








 
 
  Recently Added Patents
Device and method incorporating an improved text input mechanism
System and method for the heterologous expression of polyketide synthase gene clusters
Charged particle beam apparatus
Composite aircraft floor system
Method for spore detection
Compositions, organisms, systems, and methods for expressing a gene product in plants using SCBV expression control sequences operable in monocots and dicots
Adaptive input interface
  Randomly Featured Patents
Character reader and recognizer with a specialized editing function
Bar stool
Slapball hockey game improvements
Fuel supply amount control system and boat propulsion unit
Wafer electrode for an electrolytic cell
Flexible guide bushing for machine tool
Low cross-linking-density gel and process for producing the same
Synchronization of multiple test instruments
Anti-fuse memory cell with asymmetric breakdown voltage
Electronic device having an alterable configuration and methods of manufacturing and configuring the same