Resources Contact Us Home
Method for planarization of wafer and method for formation of isolation structure in top metal layer

Image Number 12 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.

  Recently Added Patents
Selective facsimile denial
Virtual links in a routed ethernet mesh network
Assigning runtime artifacts to software components
Method and system for tracking mobile electronic devices while conserving cellular network resources
System and method for distributed security
Protein purification
Coating composition, and a process for producing the same
  Randomly Featured Patents
Fluid control system
Multilayered optical thin-film filter, method of designing the same and filter module utilizing the same
Dispersion and separation of nanostructured carbon in organic solvents
Method, client and system for reversed access to management server using one-time password
Image forming device
Simultaneous deposit and etch method for forming a void-free and gap-filling insulator layer upon a patterned substrate layer
Dual damascene process for forming local interconnect
Simultaneous quantification of PIG-A associated proteins in red cells, platelets and leukocyte subsets using a single measurement
Accessory cartridge for lighting fixture
Dump combustor with noncoherent flow