Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for planarization of wafer and method for formation of isolation structure in top metal layer










Image Number 12 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.








 
 
  Recently Added Patents
Electrophotographic photoreceptor, image-forming apparatus, and electrophotographic cartridge
Subband SNR correction in a frequency selective scheduler
DL control channel structure enhancement
Battery module
Method for providing information of access point selection
Method of generating integrated circuit model
Display sheet, display device, and electronic apparatus
  Randomly Featured Patents
Table
Display device
Portable communication device having adjustable amplification and method therefor
Method and system for controlling an ignition switch and an operational state of a vehicle
Fluid delivery device with variable force spring
Protection for an integrated circuit
5-hydroxy-2-pyrimidinylmethylene oxaza heterocycles
Implement used for supporting a chemical test kit in a swimming pool or the like
Combination lock
Process independent voltage controlled logarithmic attenuator having a low distortion and method therefor