Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for planarization of wafer and method for formation of isolation structure in top metal layer










Image Number 12 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.








 
 
  Recently Added Patents
Predicting popularity of electronic publications
Flexible circuit routing
Server chassis
Light fixture
Method and apparatuses for solving weighted planar graphs
Mechanical and moisture protection apparatus for electronic devices
Visual physician office systems and methods
  Randomly Featured Patents
"Flat analog" AFE coupled with an all digital architecture compensation read channel
Overhanging separator for self-defining discontinuous film
Fermentation processes for cultivating streptococci and purification processes for obtaining CPS therefrom
Conformationally abnormal forms of tau proteins and specific antibodies thereto
Method of manufacturing an electromagnetic flow sensor
Betting bystander method and apparatus
System for automatically generating queries
Knowledge system and method for simulating chemical controlled release device performance
Coding device and method, decoding device and method, recording medium, and program
Robot control device