Resources Contact Us Home
Method for planarization of wafer and method for formation of isolation structure in top metal layer

Image Number 12 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.

  Recently Added Patents
Implant for performance enhancement of selected transistors in an integrated circuit
Semiconductor memory device, test circuit, and test operation method thereof
Photoelectric conversion module
Data output apparatus and data output method
Virtual appliance update method
Interactive program guide systems and processes
Methods and systems for creating a tail risk hedge index and trading derivative products based thereon
  Randomly Featured Patents
Circuit breaker housing and attachment box
Sport shoe with structural frame
Light sensitive planographic printing plate material
Bulletin board notepad holder and notepad holder attaching mechanism
Novel benzofuranyl pest retardants
Southwestern dresser
Alk-1-enyl ethers
Metallurgical vat support system
Taxanes having a pyridyl substituted side-chain and pharmaceutical compositions containing them
Liquid fuel burner