Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for planarization of wafer and method for formation of isolation structure in top metal layer










Image Number 12 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.








 
 
  Recently Added Patents
Methods and systems for detecting icing conditions
Estimating optical characteristics of a camera component using sharpness sweep data
Mono-body defibrillation probe
Method and system for an integrated host PCI I/O bridge and dual port gigabit ethernet controller
Identification of electrical grid phase information for end-points in a grid network
Nucleotide sequence coding for variable regions of .beta. chains of human T lymphocyte receptors, corresponding peptide segments and the diagnostic and therapeutic uses
Light emitted diode
  Randomly Featured Patents
Method and system for controlling access in detail-in-context presentations
Gaming device including coin dispensing means
Method and system for enhancing the endurance of memory cells
Press roll for a paper machine
Microfluidic devices with separable actuation and fluid-bearing modules
Medical carrier for portable oxygen
Secondary battery
Blood glucose strip having reduced sensitivity to hematocrit
Priming mechanisms for drop ejection devices
Door interlock for electrical apparatus