Resources Contact Us Home
Method for planarization of wafer and method for formation of isolation structure in top metal layer

Image Number 11 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.

  Recently Added Patents
Secure data exchange between data processing systems
Lookup front end packet input processor
Area efficient through-hole connections
Stretchable elastic laminate having increased CD elongation zones and method of production
Pixel structure of organic light emitting device
Vibration disturbance estimation and control
Method and apparatus for establishing a media clip
  Randomly Featured Patents
Assay method and kit for pythium insidiosum antibodies
System for controlling sulfide generation
Clematis plant named `Fascination`
Toy weapon
Search server and method for providing search results
Apparatus and method of making a fused dense wavelength-division multiplexer
Systems and methods for executing games employing bonus amounts based on bonus characteristics
Variable domains of camelid heavy-chain antibodies directed against glial fibrillary acidic proteins
VPN processing via service insertion architecture