Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for planarization of wafer and method for formation of isolation structure in top metal layer










Image Number 11 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.








 
 
  Recently Added Patents
Display panel and gate driving circuit and driving method for gate driving circuit
Methods and systems for temporarily sharing position data between mobile-device users
Randomly accessible visual information recording medium and recording method, and reproducing device and reproducing method
Memory cell and memory cell array using the same
Ice data collection system
Lighting control device and lighting control method
Method of optimizing air mover performance characteristics to minimize temperature variations in a computing system enclosure
  Randomly Featured Patents
Method for self-correcting cache using line delete, data logging, and fuse repair correction
Temporary insect screen for boats and the like
Fungicidal compositions employing synergistic mixtures of a substituted 1-hydroxyethyl-triazole and triadimefon
Malfunction detector for magnetoresistor speed and position sensors
Character string input system
Method for making an abstract article comprising an absorbent core having two types of fibers and fiberboard for use in such a method
Heterostructure semiconductor device having a top layer etched to form a groove to enable electrical contact with the lower layer
Locking hinge assembly
Promoting push-to-talk communication
Roller bearing device