Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for planarization of wafer and method for formation of isolation structure in top metal layer










Image Number 11 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.








 
 
  Recently Added Patents
Physiological sensor delivery device and method
Mapping and reconstitution of a conformational discontinuous binding surface
Automated impact assessment and updates of compliance response plans pursuant to policy changes
Unique calibrator polynucleotides and methods of using in quantitative nucleic acid assays
Comparison selection, ranking, and anti-cheating methods in an online contest environment
Light guide device and backlight module
Media stand
  Randomly Featured Patents
Biphenol process
Drum construction having wood and metal wall sections
Pattern evaluation method, computer-readable recording medium, and manufacturing method of semiconductor device
Angle sensor using thermal conductivity for a steerable boring tool
Rinse aid composition
Contiguous subcarrier barrage jamming method and apparatus
Apparatus and method for determining the output speed of a hydrostatic unit in a hydro-mechanical transmission
Method and system for autodiscovery of a network path
Gluteal exercise system
Systems and methods for electrical power multiplication