Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for planarization of wafer and method for formation of isolation structure in top metal layer










Image Number 11 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.








 
 
  Recently Added Patents
Semiconductor device and method of forming discontinuous ESD protection layers between semiconductor die
Nozzle
Display systems with touch screens
User interface for integrating applications on a mobile communication device
Information processing apparatus and method
Nucleotide sequence coding for variable regions of .beta. chains of human T lymphocyte receptors, corresponding peptide segments and the diagnostic and therapeutic uses
Electronic device and control method therein
  Randomly Featured Patents
Multipurpose cap layer dielectric
Handheld medication dosage calculator
Wafer defect detection methods and systems
Starter interlock system for a motor vehicle with an automatic gear box
Spun-bonded web
Portion of a shoe upper
Imaging device
Dynamic adjustment of reordering release timer
Splash-proof container and cover
Automobile turn signal lever with toggle switches