Resources Contact Us Home
Method for planarization of wafer and method for formation of isolation structure in top metal layer

Image Number 11 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.

  Recently Added Patents
Process for producing liquid crystal element, and liquid crystal element
Image processing system, image processing method and program for image processing
Blur correction device and imaging apparatus
Position and orientation measurement apparatus, position and orientation measurement method, and storage medium
Device to facilitate moving an electrical cable of an electric vehicle charging station and method of providing the same
Method for forming ventilation holes in an electrode plate
Methods of preventing and treating viral infections by inhibiting the deISGylation activity of OTU domain-containing viral proteins
  Randomly Featured Patents
Current perpendicular to plane magnetoresistive sensor having a shape enhanced pinned layer and an in stack bias structure
Gas sample collection and analysis
Induced polarization system using towed cable carrying transmitters and receivers for identifying minerals on the ocean floor
Mild, moisturizing sulfosuccinate cleansing compositions
Measuring instrument for body and subcutaneous fat thickness
Graphical data display system and method
Shock absorber having a continuously variable valve with base line valving
Obtaining calibration parameters for a three-port device under test
Color reduction and conversion using an ordinal lookup table
Direct implantation of fluorine into the channel region of a PMOS device