Resources Contact Us Home
Method for planarization of wafer and method for formation of isolation structure in top metal layer

Image Number 11 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.

  Recently Added Patents
Polar nematic compounds
System and method of verification of analog circuits
Method and apparatus for optimizing transmission diversity
Signal processing apparatus and methods
Method and apparatus for detecting an intermittent path to a storage system
Lighting fixture
High-resolution, active reflector radio frequency ranging system
  Randomly Featured Patents
Polyphosphazene derivatives containing carbonyl groups and variously alkylated tertiary amino groups
Elevation regulator of display
Photoactive materials applicable to imaging systems
Condensed as-triazine derivatives
Lead frame for semiconductor package and lead frame plating method
Non-uniform ion implantation
Drop-in light emitting diode (LED) module, reflector, and flashlight including same
Method and apparatus for adjusting signal variation of an electronically controlled infrared transmissive window
Sensor mat for a vehicle seat
Efficient system and method for forward error correction