Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for planarization of wafer and method for formation of isolation structure in top metal layer










Image Number 11 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.








 
 
  Recently Added Patents
Fire detector
Architectural panel with millet and grass
Vending machine
Monitoring cloud-runtime operations
Process and intermediates for preparing lapatinib
Power supply system for motor vehicle
Apparatus and method for sterilizing vessel with electron beam
  Randomly Featured Patents
Strain sensor
Esterification catalysts and processes therefor and therewith
Cylindrical battery
Nonvolatile semiconductor storage device, nonvolatile semiconductor storage system and method of managing of defective column in nonvolatile semiconductor storage system
Power window controller having function to prevent pinching
Quinolinone derivatives
Apparatus for depth-resolved measurements of properties of tissue
Method of consolidating thermoplastic poly(amide-imide) components
Foundation reinforcement chairs
Semiconductor memory device comprising memory element programming circuits having different programming threshold power supply voltages