Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for planarization of wafer and method for formation of isolation structure in top metal layer










Image Number 11 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.








 
 
  Recently Added Patents
Display screen with transitional icon
Methods of fabricating semiconductor device
System, method and program product for guiding correction of semantic errors in code using collaboration records
Transferases and oxidoreductases, nucleic acids encoding them and methods for making and using them
Storage system with LU-setting function
Securing information by hiding identity on a computing device
Round carrying case
  Randomly Featured Patents
Spectrum display apparatus
Amplitude and phase equalizer
Method of producing reinforced composite materials
Exercising apparatus
Method of investigating a coated surface of an object
Lens barrel
Illuminated warning signal for vehicles
Golf ball retrieving device
Tracking and controlling the impact of unwanted messages
Transmission line for providing power to an electrode boat in a plasma enhanced chemical vapor deposition system