Resources Contact Us Home
Method for planarization of wafer and method for formation of isolation structure in top metal layer

Image Number 11 for United States Patent #8058175.

The invention discloses a planarization method for a wafer having a surface layer with a recess, comprises: forming an etching-resist layer on the surface layer to fill the entire recess; etching the etching-resist layer and the surface layer, till the surface layer outside the recess is flush to or lower than the bottom of the recess, the etching speed of the surface layer being higher than that of the etching-resist layer; removing the etching-resist layer; and etching the surface layer to a predetermined depth. The method can avoid concentric ring recesses on the surface of the wafer resulted from a chemical mechanical polishing (CMP) process in the prior art, and can be used to obtain a wafer surface suitable for optical applications.

  Recently Added Patents
Method of fabricating semiconductor light emitting device
Nonvolatile semiconductor memory device
Chitosan hydrogel derivatives as a coating agent with broad spectrum of antimicrobial activities
Method of controlling semiconductor device, signal processing method, semiconductor device, and electronic apparatus
Dimmable LED light fixture having adjustable color temperature
Memory device, test operation method thereof, and system including the same
Belt with light
  Randomly Featured Patents
Ultra-wide field of view concentric scanning sensor system with a piece-wise focal plane array
Method and apparatus for composing a set of cells in a radio network
Anti-RhD monoclonal antibodies
Process for desulfurizing an exhaust gas
Chiropractic table
Process for producing semiconductor device
Carboxamides and sulfonamides compounds which have useful pharmaceutical utility
Image forming apparatus including a holding portion having an air vent
Mobile cattle feeder
Method of and apparatus for supplying replenishers to automatic processor