Resources Contact Us Home
Integrated circuit package having integrated faraday shield

Image Number 4 for United States Patent #8049119.

A packaged integrated circuit (IC) (100) includes a first substrate (110) comprising a first plurality of layers and a first circuit coupling features (112) at an upper surface of the first substrate (110), the first plurality of layers including a first electromagnetic interference shielding layer (132). The packaged IC also includes a second substrate (106) having an upper surface attached to a lower surface of the first substrate (110) by an electrically conductive adhesive material (136). The second substrate (106) includes a second plurality of layers and a second circuit coupling feature (108) at a lower surface of the second substrate (106). The first plurality of layer includes a second EMI shielding layer (134). The packaged IC further includes a functional die (124) disposed between the first (110) and the second (106) substrates and functionally coupled to the first (112) and/or the second (108) circuit coupling features. In the packaged IC, the adhesive material (136) electrically couples the first (132) and the second (134) shielding layers.

  Recently Added Patents
Terminal for flat test probe
SMS transport resource control
Servo write assembly
Anti-proliferative and anti-inflammatory agent combination for treatment of vascular disorders with an implantable medical device
Polarity switching member of dot inversion system
Incentive based recommendation method for mobile station content
  Randomly Featured Patents
Buckle-mounted light
Manual grinding machine-tool and grinding tool
Parallel plate dielectric analyzer
Methods of fabricating coplanar waveguide structures
Switched well technique for biasing cross-coupled switches or drivers
Cutting tool sharpener
Billing support in a media exchange network
Method and apparatus for supporting an element to be supported, in particular the body of a patient, and having an integrated system for achieving pressure equilibrium dynamically and automati
Method for producing high-speed vertical npn bipolar transistors and complementary MOS transistors on a chip
Battery electrolyte indicator device