Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Integrated circuit package having integrated faraday shield










Image Number 4 for United States Patent #8049119.

A packaged integrated circuit (IC) (100) includes a first substrate (110) comprising a first plurality of layers and a first circuit coupling features (112) at an upper surface of the first substrate (110), the first plurality of layers including a first electromagnetic interference shielding layer (132). The packaged IC also includes a second substrate (106) having an upper surface attached to a lower surface of the first substrate (110) by an electrically conductive adhesive material (136). The second substrate (106) includes a second plurality of layers and a second circuit coupling feature (108) at a lower surface of the second substrate (106). The first plurality of layer includes a second EMI shielding layer (134). The packaged IC further includes a functional die (124) disposed between the first (110) and the second (106) substrates and functionally coupled to the first (112) and/or the second (108) circuit coupling features. In the packaged IC, the adhesive material (136) electrically couples the first (132) and the second (134) shielding layers.








 
 
  Recently Added Patents
Basketball
Constant low-flow air source control system and method
Method for mapping resource units
Automated user interface adjustment
Hermetically sealed atomic sensor package manufactured with expendable support structure
Apparatus for performing timer management regarding a system timer scheduler service, and associated method
Maize hybrid X95C382
  Randomly Featured Patents
International dialing for wireless networks
Sample injector, sample injecting method, and liquid chromatograph
3-(4-cyanophenyl) uracils
Lever lock type connector
Topical vehicles containing solubilized and stabilized azelaic acid
Method and apparatus for providing a volume of a substance
Oxadiazolidinedione compound
Power-up and enable control circuits for interconnection arrays in programmable logic devices
Central determination gaming system with a game outcome generated by a gaming terminal and approved by a central controller
Process for fabricating a flexible electrophotographic imaging member