Resources Contact Us Home
Integrated circuit package system including wafer level spacer

Image Number 5 for United States Patent #8039365.

An integrated circuit package system that includes providing a wafer level spacer including apertures, which define unit spacers that are interconnected, and configuring the unit spacers to substantially align over devices formed within a substrate.

  Recently Added Patents
Hydroxyl-terminated thiocarbonate containing compounds, polymers, and copolymers, and polyurethanes and urethane acrylics made therefrom
System and method for interactive image-based modeling of curved surfaces using single-view and multi-view feature curves
Female urine funnel
Herbal composition for the treatment of wound healing, a regenerative medicine
Antenna support device
Sub-LUN input/output profiling for SSD devices
Driving support device, method, and program
  Randomly Featured Patents
Power management using spare capacity of redundant power supply in blade environment
Bypassing topological restrictions with tunnels
Ball-circulation type liquid flow rate sensor
Image forming apparatus
Apparatus and method for stopping film advance
Optical fiber microscopy launch system and method
Thin film magnetic head device
Preventing redirection loops during collaborative web browsing
Method for setting time stamp in SYT field of packet headers for IEEE-1394 devices
Multipart photosensitive element with both fixed contrast and variable contrast part records