Resources Contact Us Home
Integrated circuit package system including wafer level spacer

Image Number 5 for United States Patent #8039365.

An integrated circuit package system that includes providing a wafer level spacer including apertures, which define unit spacers that are interconnected, and configuring the unit spacers to substantially align over devices formed within a substrate.

  Recently Added Patents
Stevia formulation
Motor drive component verification system and method
Bundled flexible cable with water resistant structure
Electronic product design
Reusing data in user run book automation
Method of manufacturing touch panel
Selecting a converter operating mode of a PA envelope power supply
  Randomly Featured Patents
Asparaginyl endopeptidase, composition and use thereof
Air bag apparatus
Lock mechanism for stage apparatus
Temperature compensated self-referenced fiber optic microbend pressure transducer
Methods of adaptive channel access attempts
Egg washer, breaker and separator system
Apparatus and method for plasma processing
Automobile passenger seat with an automatically positioned headrest
Diffusion barrier and separation substance for metal parts adjoining each other in an oxygen free atmosphere
Method and apparatus for producing tar sand deposits containing conductive layers having little or no vertical communication