Resources Contact Us Home
Integrated circuit package system including wafer level spacer

Image Number 4 for United States Patent #8039365.

An integrated circuit package system that includes providing a wafer level spacer including apertures, which define unit spacers that are interconnected, and configuring the unit spacers to substantially align over devices formed within a substrate.

  Recently Added Patents
Illumination unit for a direct-view display
Multilayer films having reduced curling
3D image generating method, 3D animation generating method, and both 3D image generating module and 3D animation generating module thereof
Projection-type video-image display apparatus
Sericin cationic nanoparticles for application in products for hair and dyed hair
System and method for solving connection violations
Printed circuit board unit having routing unit mounted thereon and computer device having the same
  Randomly Featured Patents
PLL and phase detection circuit therefor
Pair of duffle handles with stitching
Method, apparatus and banner for structure layout
Preparation of hydroxyalkylcarbamates from six-membered cyclic carbonates
Unitary nut and washer and method
Stabilizing short-term color temperature in a ceramic high intensity discharge lamp
Multi-mode in-vehicle control unit with network selectivity for transmitting vehicle data for fleet management
Process for producing geopolymers
Spacer - defined dual damascene process method
Face plate for a timepiece