Resources Contact Us Home
Integrated circuit package system including wafer level spacer

Image Number 2 for United States Patent #8039365.

An integrated circuit package system that includes providing a wafer level spacer including apertures, which define unit spacers that are interconnected, and configuring the unit spacers to substantially align over devices formed within a substrate.

  Recently Added Patents
Methods and system for providing drug pricing information from multiple pharmacy benefit managers (PBMs)
Soybean cultivar CL0911444
Feature management of a communication device
Single-electron detection method and apparatus for solid-state intensity image sensors with a charge splitting device
Method, apparatus and computer program product for visualizing whole streets based on imagery generated from panoramic street views
Fuse part in semiconductor device and method for forming the same
  Randomly Featured Patents
Magnetic resonance imaging system and method
Poly(arylene ether)/polyamide composition
Insulated metallic strip and method for producing same
Methods of and apparatus for transferring articles
Cathode materials having high energy density and lithium secondary battery containing the same
Bus system with optical fibers and electronic device having same
Multilevel leadframe for a packaged integrated circuit
Systems and methods for implementing a financial plan with regard to expenses
Semiconductor memory device and method for operating the same
Garbage disposal apparatus