Resources Contact Us Home
Bist DDR memory interface circuit and method for testing the same

Image Number 4 for United States Patent #8035407.

An apparatus and method for self-testing a DDR memory interface are disclosed. In one aspect, a built-in-self-test (BIST) memory interface circuit includes a signal multiplier for receiving a first clock signal from a tester and outputs a multiplied clock signal. A first multiplexer is used for selecting between a test mode and a normal operating mode and provides an output signal. A delay magnitude generator is coupled to the signal multiplier to receive the multiplied clock signal and provides a second clock signal and a phase control signal. A plurality of digitally controlled delay line blocks are used for each receiving the second clock signal and the phase control signal and outputting a phase shifted data strobe output signal in response to receiving an internal data strobe input signal. A second multiplexer selects one of the internal data strobe input signals and a third multiplexer selects the phase shifted data strobe output signal that corresponds to the selected internal data strobe input signal. A phase detector determines a phase difference between the selected internal data strobe input signal and the selected phase shifted data strobe output signal and outputs a phase difference value.

  Recently Added Patents
Information processing apparatus and update information obtainment method
Method for the synthesis of an array of metal nanowire capable of supporting localized plasmon resonances and photonic device comprising said array
System and method for performing image correction
Use of physical deformation during scanning of an object to generate views of the object
Micro-fluidic device
Digital broadcast receiver and method for processing caption thereof
Protecting a gaming machine from rogue code
  Randomly Featured Patents
Production of 3-hydroxypropionic acid using beta-alanine/pyruvate aminotransferase
Method for producing an amine
Cord rewinder
Apparatus and polymeric endoluminal sealing
Fishing reel
Disconnect switch arc eliminator
Method for producing thin films of rare earth chalcogenides
Seed-preferred promoter from Sorghum kafirin gene
Film cassette with film speed related indicator
Method and system for assigning a direct memory access priority in a packetized data communications interface device