Resources Contact Us Home
Bist DDR memory interface circuit and method for testing the same

Image Number 4 for United States Patent #8035407.

An apparatus and method for self-testing a DDR memory interface are disclosed. In one aspect, a built-in-self-test (BIST) memory interface circuit includes a signal multiplier for receiving a first clock signal from a tester and outputs a multiplied clock signal. A first multiplexer is used for selecting between a test mode and a normal operating mode and provides an output signal. A delay magnitude generator is coupled to the signal multiplier to receive the multiplied clock signal and provides a second clock signal and a phase control signal. A plurality of digitally controlled delay line blocks are used for each receiving the second clock signal and the phase control signal and outputting a phase shifted data strobe output signal in response to receiving an internal data strobe input signal. A second multiplexer selects one of the internal data strobe input signals and a third multiplexer selects the phase shifted data strobe output signal that corresponds to the selected internal data strobe input signal. A phase detector determines a phase difference between the selected internal data strobe input signal and the selected phase shifted data strobe output signal and outputs a phase difference value.

  Recently Added Patents
Compositions and methods for lowering triglycerides in a subject on concomitant statin therapy
Systems and methods for adaptive error thresholds or adaptive modulation schemes based on atmospheric conditions
Electromagnetic sensor cable and electrical configuration therefor
Proton conducting electrolytes with cross-linked copolymer additives for use in fuel cells
Cooking brush
Methods and compositions related to glucocorticoid receptor antagonists and breast cancer
Curved structural part made of composite material and a process for manufacturing such a part
  Randomly Featured Patents
Process for removing oil from oily waste water streams
Mushroom packing apparatus
Method and apparatus providing a multi-function terminal for a power supply controller
Method for recirculating a partial exhaust gas flow to an internal combustion engine of a motor vehicle
Data storage medium with optimized servo format
Field emission display device and cathode plate thereof
Leaded package integrated circuit stacking
Valve operating system of engine
Method for studying enzymatic and other biochemical reactions
Piperidylthiocarbapenem derivatives