Resources Contact Us Home
Bist DDR memory interface circuit and method for testing the same

Image Number 4 for United States Patent #8035407.

An apparatus and method for self-testing a DDR memory interface are disclosed. In one aspect, a built-in-self-test (BIST) memory interface circuit includes a signal multiplier for receiving a first clock signal from a tester and outputs a multiplied clock signal. A first multiplexer is used for selecting between a test mode and a normal operating mode and provides an output signal. A delay magnitude generator is coupled to the signal multiplier to receive the multiplied clock signal and provides a second clock signal and a phase control signal. A plurality of digitally controlled delay line blocks are used for each receiving the second clock signal and the phase control signal and outputting a phase shifted data strobe output signal in response to receiving an internal data strobe input signal. A second multiplexer selects one of the internal data strobe input signals and a third multiplexer selects the phase shifted data strobe output signal that corresponds to the selected internal data strobe input signal. A phase detector determines a phase difference between the selected internal data strobe input signal and the selected phase shifted data strobe output signal and outputs a phase difference value.

  Recently Added Patents
Active matrix substrate, method for manufacturing same, and liquid crystal display apparatus
Developing cartridge
Liquid crystal display having wide viewing angle
Circuit design approximation
Oscillator circuit which compensates for external voltage supply, temperature and process
Phase-change memory device having multiple diodes
Systems and methods for processing supplemental information associated with media programming
  Randomly Featured Patents
Micromachined inferential opto-thermal gas sensor
Method and apparatus for compensating for critical dimension variations in the production of a semiconductor wafer
Thermoelectric conversion apparatus
Guide rail slidingly supporting a load bearing member therein
Deuterium alloy process for image sensors
Method and apparatus for automatically disarming a security system
Geographical preferences
Visor cap with a detachable eye shield
Electrical connector
Generating netlist test vectors by stripping references to a pseudo input