Resources Contact Us Home
Bist DDR memory interface circuit and method for testing the same

Image Number 4 for United States Patent #8035407.

An apparatus and method for self-testing a DDR memory interface are disclosed. In one aspect, a built-in-self-test (BIST) memory interface circuit includes a signal multiplier for receiving a first clock signal from a tester and outputs a multiplied clock signal. A first multiplexer is used for selecting between a test mode and a normal operating mode and provides an output signal. A delay magnitude generator is coupled to the signal multiplier to receive the multiplied clock signal and provides a second clock signal and a phase control signal. A plurality of digitally controlled delay line blocks are used for each receiving the second clock signal and the phase control signal and outputting a phase shifted data strobe output signal in response to receiving an internal data strobe input signal. A second multiplexer selects one of the internal data strobe input signals and a third multiplexer selects the phase shifted data strobe output signal that corresponds to the selected internal data strobe input signal. A phase detector determines a phase difference between the selected internal data strobe input signal and the selected phase shifted data strobe output signal and outputs a phase difference value.

  Recently Added Patents
Nonvolatile semiconductor memory device and method for manufacturing the same
Information processing apparatus and update information obtainment method
Method for producing purified influenza virus antigen
Apparatus for performing timer management regarding a system timer scheduler service, and associated method
Para-xylylene based microfilm elution devices
Magnetic circuit and speaker using same
Shape based similarity of continuous wave doppler images
  Randomly Featured Patents
Power circuit for generating non-isolated low voltage power in a standby condition
Coating agent, substrate for mounting optical semiconductor element using same, and optical semiconductor device
Drive bit holder and method of manufacturing
Process for the preparation of low-peroxide crosslinked vinyllactam polymer
Footwear upper
Remote controller for electrotherapy and/or ultrasound therapy product console
Derivatives of 2-aminotetralins and pharmaceutical analogs thereof exhibiting differential CNS receptor activity and behavior
Job processing error and schedule recovery
Cooling apparatus