Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Bist DDR memory interface circuit and method for testing the same










Image Number 4 for United States Patent #8035407.

An apparatus and method for self-testing a DDR memory interface are disclosed. In one aspect, a built-in-self-test (BIST) memory interface circuit includes a signal multiplier for receiving a first clock signal from a tester and outputs a multiplied clock signal. A first multiplexer is used for selecting between a test mode and a normal operating mode and provides an output signal. A delay magnitude generator is coupled to the signal multiplier to receive the multiplied clock signal and provides a second clock signal and a phase control signal. A plurality of digitally controlled delay line blocks are used for each receiving the second clock signal and the phase control signal and outputting a phase shifted data strobe output signal in response to receiving an internal data strobe input signal. A second multiplexer selects one of the internal data strobe input signals and a third multiplexer selects the phase shifted data strobe output signal that corresponds to the selected internal data strobe input signal. A phase detector determines a phase difference between the selected internal data strobe input signal and the selected phase shifted data strobe output signal and outputs a phase difference value.








 
 
  Recently Added Patents
Methods, systems, and physical computer storage media for processing a plurality of input/output request jobs
Guitar strap attachment means
Process for preventing polymerization of cracked volatile products during pyrolysis and gasification
Electronic device
Image reading apparatus, image reading method and program
Printer
Method of preparing highly fluorinated carboxylic acids and their salts
  Randomly Featured Patents
Electronic device
Thermally-responsive record material
Calibrating method and system, recording medium for this method
Stock watering trough and stepped base therefor
Method for interconnecting semiconductor chips in three dimensions, and component resulting therefrom
Device for treatment of a substrate
Method of and apparatus for encoding and recording identifying indicia for arrays of rod-shaped commodities
Holding case for dining and cooking articles
Technique and apparatus for depositing thin layers of semiconductors for solar cell fabrication
Method of forming isolated regions of oxide