Resources Contact Us Home
Bist DDR memory interface circuit and method for testing the same

Image Number 4 for United States Patent #8035407.

An apparatus and method for self-testing a DDR memory interface are disclosed. In one aspect, a built-in-self-test (BIST) memory interface circuit includes a signal multiplier for receiving a first clock signal from a tester and outputs a multiplied clock signal. A first multiplexer is used for selecting between a test mode and a normal operating mode and provides an output signal. A delay magnitude generator is coupled to the signal multiplier to receive the multiplied clock signal and provides a second clock signal and a phase control signal. A plurality of digitally controlled delay line blocks are used for each receiving the second clock signal and the phase control signal and outputting a phase shifted data strobe output signal in response to receiving an internal data strobe input signal. A second multiplexer selects one of the internal data strobe input signals and a third multiplexer selects the phase shifted data strobe output signal that corresponds to the selected internal data strobe input signal. A phase detector determines a phase difference between the selected internal data strobe input signal and the selected phase shifted data strobe output signal and outputs a phase difference value.

  Recently Added Patents
Systems and methods for searching using queries written in a different character-set and/or language from the target pages
System, method, and apparatus for settlement for participation in an electric power grid
Method for polyclonal immunoglobulin G production by human B cells
Grouping variables for fast image labeling
Secondary battery pack
Co-scheduling of network resource provisioning and host-to-host bandwidth reservation on high-performance network and storage systems
Semiconductor structure with improved capacitance of bit line
  Randomly Featured Patents
Method for control of NOx emission from combustors using fuel dilution
Matrix-type display device
Tucker cylinder
Method in cleaning flue gas in a PFBC plant including a gas turbine driven thereby
Paint stripper composition having reduced volatility containing decanolactone, n-methylpyrrolidone and butyrolactone and method of use
Low impedance solid electrolytic capacitor and method for fabricating the same
Automated drill sorting system and method
User interface and system for creating function block diagrams
Multi-threat detection system
Frameless array of hollow fiber membranes and method of maintaining clean fiber surfaces while filtering a substrate to withdraw a permeate