Resources Contact Us Home
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches

Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.

  Recently Added Patents
Substituted bicyclic HCV inhibitors
Scalable pixel coverage function-map
Burner grate
Noise spectrum tracking in noisy acoustical signals
Toner for developing electrostatic charge image, electrostatic charge image developer, toner cartridge, process cartridge, image forming method, and image forming apparatus
Focus adjustment unit and optical scanning microscope
Method and apparatus for generating images using a color field sequential display
  Randomly Featured Patents
Parallel test board used in testing semiconductor memory devices
Distensible pet balloon and method of manufacture
Clathrate of chlorine dioxide
Bellowless cuckoo clock
Injection arrangement for an internal combustion engine
Method of combining waste water treatment and power generation technologies
Front derailleur for bicycle with electrical motor and gear reducer
Substituted benzylidene indenyl formamides, acetamides and propionamides
Voice output system and method
Thin film metallization for barium nanotitanate substrates