Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches










Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.








 
 
  Recently Added Patents
Apparatus and method of processing polynomials
Method of operating a multiport vehicle charging system
Method and system of verifying and authenticating personal history
Superior measuring system accurate interior measurments of large or very small enclosures
Class-AB power amplifier
Liquid-metal negative electrode for lithium-ion batteries
Scan test circuitry with delay defect bypass functionality
  Randomly Featured Patents
Process for the partial solubilization of phosphate rock and obtaining acid and phosphate fertilizers therefrom
Magnetic recording medium
Communication using bi-directional LEDs
Sound attenuator for HVAC systems
Phase locked loop
Methods of treating ischemic states
Sprayer for at least one fluid
Method and apparatus for injecting packing into stuffing boxes for reciprocating rods
Method for treatment of waste water
Game footbag having improved skin and filler