Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches










Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.








 
 
  Recently Added Patents
Display apparatus
Semiconductor device having a multilevel interconnect structure and method for fabricating the same
Mobile communication device monitoring systems and methods
Social community generated answer system with collaboration constraints
Expression of dirigent gene EG261 and its orthologs and paralogs enhances pathogen resistance in plants
Process for preparing synthetic intermediates of peripherally-selective inhibitors of dopamine-.beta.-hydroxylase involving catalytic asymmetric hydrogenation
Method for driving electrophoretic display device, electrophoretic display device, and electronic device
  Randomly Featured Patents
Organic light emitting diode device and method of manufacturing the same
Measuring elapsed time for a software routine
Containers for medical waste
Coupling assembly for furniture components
Protective film on Cu-Sn alloys
Water purifier
Method for writing and reading data on a multi-layer recordable interferometric optical disc and method for fabricating such
Mechanical prehensor
M-phase PSK vector processor demodulator
Method and system for automatically detecting morphemes in a task classification system using lattices