Resources Contact Us Home
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches

Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.

  Recently Added Patents
Method and system for simulating superimposition of a non-linearly stretchable object upon a base object using representative images
Method for manufacturing semiconductor device
Query processing with specialized query operators
Data security for dynamic random access memory using body bias to clear data at power-up
Mobile terminal and method for changing page thereof
Qualification screening system and screening method thereof, qualification screening device and device under qualification screening
  Randomly Featured Patents
Sequential stepped movement staging device
Stackable clothing divider
Method and apparatus of sheet transfer using a nonporous smooth surfaced belt
Low power timekeeping system
Reduction of nitro compounds with aqueous solutions of a formate
Front portion of a pair of jaws for a folding electrician's tool
Arrangement on a butterfly valve
Vehicle entrance ramp
Method of making a composite vehicle wheel
Method and apparatus for analyzing gems