Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches










Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.








 
 
  Recently Added Patents
Method for adjusting link speed and computer system using the same
Automated processing machine used for processing samples placed on slides and having an output device
Waterproof wound protector
Method and apparatus for supporting delivery, sale and billing of perishable and time-sensitive goods such as newspapers, periodicals and direct marketing and promotional materials
Interaction analysis and prioritization of mobile content
Lipoprotein analysis by differential charged-particle mobility
Pre-distortion architecture for compensating non-linear effects
  Randomly Featured Patents
Pulley
Hair dryer
Multi-electrode, focused capillary wave energy generator
Antiblooming structure for solid-state image sensor
Subscriber digital transmission system
Coherent adaptive calibration system and method
Resistor compositions
Photographic film cassette having film guide members and light-shielding members
Gaming machine chair
Method for manufacturing a through hole electrode substrate