Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches










Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.








 
 
  Recently Added Patents
Pyridylphenyl compounds for inflammation and immune-related uses
Handbag
Buckle
Single well reservoir characterization apparatus and methods
Image coding apparatus and image decoding apparatus
Architectural panel with Tarwe and grass
Toner cartridge
  Randomly Featured Patents
User level web server in-kernel network I/O accelerator
Thermal processing of metal alloys for an improved CMP process in integrated circuit fabrication
Safety buckle with passive catch
Virtual private communications network
Process for producing vinyl polymers
Antenna with radial and edge slot radiators fed with stripline
Design of polyketide synthase genes
Flexible enclosure for a recreational structure
Cup-supplying apparatus
High resolution optical fiber print head