Resources Contact Us Home
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches

Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.

  Recently Added Patents
Processing biomass
Amnion-derived cells, methods of making and uses thereof
Vending machine
Semiconductor device
Process information structuring support method
Method for detecting security error in mobile telecommunications system and device of mobile telecommunications
System and method for wireless messaging in a wireless communication system
  Randomly Featured Patents
Apparatus and process for controlled nanomanufacturing using catalyst retaining structures
En-route navigation display method and apparatus using head-up display
Ergonomic grip for a fire arm
Process for surface treating layered lattice silicates and resultant products
Circuit and method for evaluating and controlling a refresh rate of memory cells of a dynamic memory
Method of preparing silver catalyst for synthesis of formaldehyde by oxidizing methyl alcohol
Stabilized pharmaceutical product
Two-shaft type rotary machine having a tip circle diameter to shaft diameter within a certain range
Composite mask for producing a diffuser
Broadcast spreader for pulverized materials