Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches










Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.








 
 
  Recently Added Patents
Systems, devices, methods, and compositions including fluidized x-ray shielding compositions
Apparatus and method for extracting cascading style sheet rules
Surface modification
Flexible quantization
Flat panel display
Uni-directional transient voltage suppressor (TVS)
Statistical information collection from one or more device(s) in storage communication with a computing platform
  Randomly Featured Patents
Window component extrusion
Process of burning cattle dung
Granular material quick change valve assembly
Converging element and illuminating device
Case for Liquid crystal display
Surgical dissector
Medal distribution apparatus for slot machine island
Nodal charge compensation for SST driver having data mux in output stage
CMP porous pad with component-filled pores
Method and apparatus for video data compression