Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches










Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.








 
 
  Recently Added Patents
Parasitic element compensation circuit and method for compensating for the parasitic element
Rechargeable battery
Regulating a supply voltage provided to a load circuit
Random sampling for geophysical acquisitions
Non-visual presentation of information on an electronic wireless device
Nitrogen and hindered phenol containing dual functional macromolecular antioxidants: synthesis, performances and applications
Wireless refrigerant scale platform
  Randomly Featured Patents
Command console for home monitoring system
Linoleum floor covering
Method and apparatus for optical scanning capable of performing a high speed and high pixel density scanning
Implantable percutaneous device
Authentication method utilizing a sequence of linear partial fingerprint signatures selected by a personal code
Bumper support for improved pedestrian protection in motor vehicles
Case blank vacuum pickup and feeder apparatus
Connector
High collapse pressure porous filter device
Method of forming a catalyst with inhibited mobility of nano-active material