Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches










Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.








 
 
  Recently Added Patents
Related news articles
System for and method of providing single sign-on (SSO) capability in an application publishing environment
Web-based royalty system and user interface
Light powered hearing aid
Sub-resolution assist feature repair
Gate timing for short servo wedge in disk memory systems
Video stabilization
  Randomly Featured Patents
Vacuum arc sources of ions
Brush chipper
Macromonomers and hydrogels
Wildlife feeder
Identification device for visually identifying cables or ducts over their entire length
Hydrocolloid composition
Triple figure food mold
Apparatus for controlling access to high voltage metal-enclosed switchgear
Cluster database with remote data mirroring
Filing rack