Resources Contact Us Home
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches

Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.

  Recently Added Patents
Metal melting apparatus and method for melting metal
Integrated circuits with magnetic core inductors and methods of fabrications thereof
Bird deterrent
Query optimization with awareness of limited resource usage
Processor micro-architecture for compute, save or restore multiple registers, devices, systems, methods and processes of manufacture
Managing a spinlock indicative of exclusive access to a system resource
Image generation device with optimized dose control
  Randomly Featured Patents
Acrylic castings and process for the preparation thereof
Particle vibration damper
Standing position support apparatus for amusement vehicle
Control board for controlling and monitoring usage of water
User interface for speech model generation and testing
Transceiver with space hopping phased array antenna and methods for use therewith
Step motor
Laboratory device