Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches










Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.








 
 
  Recently Added Patents
Recovering a database to any point-in-time in the past with guaranteed data consistency
Wearable display device
Clothing fastener accessory
Ultra-wideband communication system and method
Arrangements and method relating to communication bearers
Dual work function recessed access device and methods of forming
Hybrid fin field-effect transistor structures and related methods
  Randomly Featured Patents
Apparatus for routing hoses and cables in an imaging system
Accumulator
Electrical two-way transmission system for tubular fluid conductors and method of construction
Compartmented syringe
Use of coated proppant to minimize abrasive erosion in high rate fracturing operations
Canopy
DMA asynchronous mode clock stretch
Pigment compositions, colored compositions making use of the pigment compositions, and color filters
Attaching device
Method of improving skin condition