Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches










Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.








 
 
  Recently Added Patents
Voltage regulator structure that is operationally stable for both low and high capacitive loads
Camera with monitor
Method for eliciting an immune response to human telomerase reverse transcriptase
RF power amplifier circuit with mismatch tolerance
Methods and apparatus for low power out-of-band communications
Shared system to operationally connect logic nodes
Providing a feedback loop in a low latency serial interconnect architecture
  Randomly Featured Patents
Manufacture of .alpha.-olefins
Tip-resistant outdoor pet feeding or watering dish
Method for forming an insulating glass film on surfaces of an oriented silicon steel sheet
Food and beverage dispenser
Optical scanner
Plastic lens and method of manufacturing a plastic lens
Fluid analyzer
Flash memory cell and methods for programming and erasing
Method and apparatus for performing admission control in a communication network
Multi-stage irradiation method of curing a photocurable coating composition