Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches










Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.








 
 
  Recently Added Patents
Lipoprotein analysis by differential charged-particle mobility
Porous objects having immobilized encapsulated biomolecules
PCSK9 antagonists
Plants and seeds of hybrid corn variety CH424126
Method for enhanced subsurface electromagnetic sensitivity
(4949
Flexible pouch
  Randomly Featured Patents
Hot plate with stainless steel top
Antagonists of ligands and uses thereof
Method for preparing acrylic/polyester resin
Apparatus and method for synchronizing an audio signal with a film
Camera including dual sided auxiliary circuit board
Apparatus and method for improving image quality in image sensor
Lamp mounting structure for bicycle
Differential gearing assembly
X-ray CT apparatus
Apparatus for capacitive electrical detection