Resources Contact Us Home
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches

Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.

  Recently Added Patents
LED current control in a dimmable LED illumination system
Memory systems and methods for dividing physical memory locations into temporal memory locations
Device for electrostatic discharge protection comprising triple-diffused drain structure
System and methods for web-application communication
Rules extensibility engine
Low latency, high bandwidth data communications between compute nodes in a parallel computer
Water storage structure and method for forming the same
  Randomly Featured Patents
Internal oscillator circuit including a ring oscillator controlled by a voltage regulator circuit
Process for preparing a catalyst for producing methacrylic acid
Puppet apparatus
Vacuum handling device having a suction nozzle and a gripper part contained within a single housing
Watertight fitting for flexible non-metallic conduit
Locking device for wheels of a golf cart
Anti-theft device for engine propelled vehicles
Interconnection method and device, for example for systems-on-chip
System, method and computer program product for aggregating on-demand database service data