Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches










Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.








 
 
  Recently Added Patents
Computer program and apparatus for evaluating signal propagation delays
Pyroelectric detector, pyroelectric detection device, and electronic instrument
Case for electronic device
Architectural panel with Tarwe and grass
Semiconductor device having a triple gate transistor and method for manufacturing the same
Denial of service (DoS) attack prevention through random access channel resource reallocation
Methods of isolating bipotent hepatic progenitor cells
  Randomly Featured Patents
Method of determining chymase activity with secretory leukocyte protease inhibitor
Polymerizing apparatus
Female member of a connector
Foldable pool accessory storage and organizing container
Rocker tip roller hydrodynamic bearing oil slots
Method of finishing a wood substrate
Method of displaying sub-picture in DVD player
Modeling system, and modeling method and program
Automatic control apparatus for chords and sequences
Static semiconductor memory device