Resources Contact Us Home
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches

Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.

  Recently Added Patents
Surveillance apparatus and method for wireless mesh network
Method and apparatus for executing load distributed printing
Non-volatile semiconductor memory and data processing method in non-volatile semiconductor memory
Sub-LUN input/output profiling for SSD devices
Motor drive component verification system and method
Prevention and reduction of blood loss
High-order harmonic device of cavity filter
  Randomly Featured Patents
Wind-powered brake system
Vehicle assembly with tracks
Item checkout device including a bar code data collector and a produce data collector
Method for manufacturing electronic apparatus
Cloth-cutting machine
System and method for involving users in object management
Hidden braking device
Multi-stage cryogenic refrigerators
Prosthesis for use in valvuloplasty