Resources Contact Us Home
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches

Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.

  Recently Added Patents
Associating objects in databases by rate-based tagging
Apparatus and method for encoding/decoding signal
Rose plant named `Esm R068`
Integrated circuit with electromagnetic intrachip communication and methods for use therewith
Method of operating an election ballot printing system
Methods and apparatus for mitigating interference between co-located collaborating radios
System, apparatus, and method for fast startup of USB devices
  Randomly Featured Patents
Reduced radius spiral conveyor with plastic belts
Fishing rod holder apparatus and system
Direct rolling of cast gamma titanium aluminide alloys
Pump dispenser having an improved discharge valve
Building construction and method of constructing same
Game controller with a monitor
Torsional vibration isolating motor mounting arrangement and method of making the same
Method and circuit for adaptive equalization of multiple signals in response to a control signal generated from one of the equalized signals
Rolling mill for forming cross ribbed pipes
Chemiluminescent compositions and their use in the detection of hydrogen peroxide