Resources Contact Us Home
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches

Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.

  Recently Added Patents
Integrated circuit packaging system with interconnects and method of manufacture thereof
Adaptive analog echo/next cancellation
Method for producing semiconductor substrate, semiconductor substrate, method for manufacturing electronic device, and reaction apparatus
Composite aircraft floor system
Head shield
Documentation roadmaps and community networking for developers on large projects
  Randomly Featured Patents
Image processing apparatus and method
Symmetric poi
Frame structure adapted to different display panel thicknesses and corresponding engaging device
Method and apparatus for filling and emptying of tank vehicles
Quick chipping set
Method and circuitry for detecting lost sectors of data in a solid state memory disk
Electronic flight bag mounting system
Wedged and curved cutlery handle
Semiconductor memory device and method for operating the same
Rescue system