Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual-mode based digital background calibration of pipelined ADCs for gain variations and device mismatches










Image Number 7 for United States Patent #8031092.

Methods and systems are described relating to dual-mode based digital background calibration of pipelined ADCs, for gain variations and device mismatches. Errors caused by gain insufficiency, nonlinearity, and capacitor mismatches are corrected by operating one ADC in two circuit configurations. These two modes are so arranged that their digital outputs differ in the presence of gain nonlinearity, gain insufficiency, and capacitor mismatches. The output difference is measured by randomly choosing one of the two operation modes at each sampling clock and digitally correlating the resulting digital output sequence. The measured output difference, which represents ADC errors, is used to remove the errors.








 
 
  Recently Added Patents
Decoding and presentation time stamps for MPEG-4 advanced video coding
Resistive random access memory cell and resistive random access memory module
System and method for order placement in an electronic trading environment
Secure soft SIM credential transfer
Electronic device
Composite materials comprising aggregate and an elastomeric composition
Utilizing virtually stored media snapshots for rasterizing print jobs
  Randomly Featured Patents
Direct connect modem deriving power from telephone line
Inhibiting noise in sheet spreaders
Data storage device, data read correction mechanism, and data read control method
Method to reduce charge buildup during high aspect ratio contact etch
Inspection apparatus and inspection method
Video decoder with adaptive outputs
Electrostatic chuck, and method of and apparatus for processing sample using the chuck
Exit device having length adjustment means for its concealed vertical rods
Rotary switch having click mechanism
Textile label for clothing