Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method and mechanism for implementation-independent, on-line, end-to-end detection of faults in self-checking queues in digital hardware systems










Image Number 3 for United States Patent #8024632.

A method and apparatus are provided for detecting faults in a queue (also known as FIFO) in a digital system. The method augments the FIFO with an external monitoring mechanism which, on demand, checks the FIFO's operation and alerts the system to malfunctioning of the FIFO's control mechanism or corruption of data contained therein. The detection apparatus does not depend on the implementation of the FIFO; the checking is based solely on observing the data entering and exiting the FIFO. Furthermore, the apparatus works in a non-intrusive manner during a normal operation of the FIFO as part of the system. The method and apparatus allow for many variants, all derived from the same general scheme, and which allow different levels of protection against faults.








 
 
  Recently Added Patents
Electrical tracking resistance compositions, methods and articles of manufacture
Nonvolatile memory and method of controlling thereof
Multiple-junction photoelectric device and its production process
Embeded DRAM cell structures with high conductance electrodes and methods of manufacture
Zoom lens system
Dynamic voltage transitions
Scheduling compute kernel workgroups to heterogeneous processors based on historical processor execution times and utilizations
  Randomly Featured Patents
Semiconductor integrated circuit
Cleaning element for a robotic vacuum
Tail light
7-hexanolytaxol and methods for preparing the same
Icon for a portion of a display screen
Nozzle with twist-off cap
Planer
Nonvolatile memory cell with high programming efficiency
Device for rotating a transducer of an ultrasonic probe
Gate driving circuit