Resources Contact Us Home
Method and mechanism for implementation-independent, on-line, end-to-end detection of faults in self-checking queues in digital hardware systems

Image Number 3 for United States Patent #8024632.

A method and apparatus are provided for detecting faults in a queue (also known as FIFO) in a digital system. The method augments the FIFO with an external monitoring mechanism which, on demand, checks the FIFO's operation and alerts the system to malfunctioning of the FIFO's control mechanism or corruption of data contained therein. The detection apparatus does not depend on the implementation of the FIFO; the checking is based solely on observing the data entering and exiting the FIFO. Furthermore, the apparatus works in a non-intrusive manner during a normal operation of the FIFO as part of the system. The method and apparatus allow for many variants, all derived from the same general scheme, and which allow different levels of protection against faults.

  Recently Added Patents
Control unit of a ride level control system, and ride level control system
Automatically capturing images that include lightning
Method for measuring and improving organization effectiveness
Authentication for social networking messages
Modulators of cystic fibrosis transmembrane conductance regulator
Optical signal output apparatus, electrical signal output apparatus, and test apparatus
  Randomly Featured Patents
Solar conductive spa water heater and safety cover
Artificial gemstone, natural gemstone, ornamental object made of glass
Method and system for the direct manipulation of information, including non-default drag and drop operation
Modified vegetable oil-based polyols
Method and apparatus for a high voltage power supply circuit
Method of producing low temperature firing dielectric ceramic composition containing B.sub.2 O.sub.3
Electrostatic discharge-protected switch
Apparatus for indicating the loading on an ion exchanger with respect to a specific metal or group of metals
Heating, cooling and de-humidification system for buildings
Method for improving interlevel dielectric gap filling over semiconductor structures having high aspect ratios