Resources Contact Us Home
Pipelined digital signal processor

Image Number 12 for United States Patent #8024551.

Reducing pipeline stall between a compute unit and address unit in a processor can be accomplished by computing results in a compute unit in response to instructions of an algorithm; storing in a local random access memory array in a compute unit predetermined sets of functions, related to the computed results for predetermined sets of instructions of the algorithm; and providing within the compute unit direct mapping of computed results to related function.

  Recently Added Patents
Pre and post-paid real time billing convergence system
Implantable defibrillator systems and methods with mitigations for saturation avoidance and accommodation
Method and system for coding an information signal using closed loop adaptive bit allocation
Query processing with specialized query operators
System and method for detecting states
Trash receptacle
Systems and methods for assigning a template to an existing network configuration
  Randomly Featured Patents
Attachment system and method of forming same
Method for reducing sludge within a river or the like
Sifting machine with axial removal of screen, rotor, worm conveyor and drives for cleaning and maintenance
Method of manufacturing a sintered powder body
Semiconductor device
Rubber-reinforced thermoplastic resin composition containing particles of graft polymer
Context based virtualization
Crutch beverage holder
Computerized method and system of liability assessment for an accident
Porous material and its preparation