Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor package having side walls and method for manufacturing the same










Image Number 13 for United States Patent #8018043.

A semiconductor package includes a semiconductor chip having an upper surface, side surfaces connected with the upper surface, and bonding pads formed on the upper surface. A first insulation layer pattern is formed to cover the upper surface and the side surfaces of the semiconductor chip and expose the bonding pads. Re-distribution lines are placed on the first insulation layer pattern and include first re-distribution line parts and second re-distribution line parts. The first re-distribution line parts have an end connected with the bonding pads and correspond to the upper surface of the semiconductor chip and the second re-distribution line parts extend from the first re-distribution line parts beyond the side surfaces of the semiconductor chip. A second insulation layer pattern is formed over the semiconductor chip and exposes portions of the first re-distribution line parts and the second re-distribution line parts.








 
 
  Recently Added Patents
Instance management of code in a database
Process for preparation of Efavirenz
Method of manufacturing touch panel
Electronic component mounting machine and operating instruction method for the same
Shot scent dispenser
Method and system for imaging a cross section of a specimen
Processing biomass
  Randomly Featured Patents
Transmission time delay measurement at transmission paths in a radio telecommunication system
Automated tool positioning system
Dispersion coefficient determination
Manual ink jet cartridge cleaning and capping station
Refrigerator
Method for controlling terminal display indication
Dual fulcrum steam trap
Slide viewer
System and method for in-line error correction for storage systems
Piezoelectric transducer and actuator using said piezoelectric transducer