Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor package having side walls and method for manufacturing the same










Image Number 13 for United States Patent #8018043.

A semiconductor package includes a semiconductor chip having an upper surface, side surfaces connected with the upper surface, and bonding pads formed on the upper surface. A first insulation layer pattern is formed to cover the upper surface and the side surfaces of the semiconductor chip and expose the bonding pads. Re-distribution lines are placed on the first insulation layer pattern and include first re-distribution line parts and second re-distribution line parts. The first re-distribution line parts have an end connected with the bonding pads and correspond to the upper surface of the semiconductor chip and the second re-distribution line parts extend from the first re-distribution line parts beyond the side surfaces of the semiconductor chip. A second insulation layer pattern is formed over the semiconductor chip and exposes portions of the first re-distribution line parts and the second re-distribution line parts.








 
 
  Recently Added Patents
Carbon nanotube fiber spun from wetted ribbon
Jacket liner
Protocol delay measuring device and protocol delay measuring method
Systems of an electronic device and methods for manufacturing the same
Photoelectric conversion device
Cell surface display, screening and production of proteins of interest
Fuel cell support structure
  Randomly Featured Patents
Bird feeder post and device to inhibit squirrels
Benzo[b]thiophene compounds, intermediates, formulations, and methods
Traction drive for forging manipulators
Compounds useful as resin additives
Eddy current probes having magnetic gap
Stable aqueous foam formulation, and method of use thereof for visual obscuration and area denial
Hand tool or improved bar clamp
Slab cart
Thread structure for percussion rock drilling
Semiconductor optical device and method of manufacturing the same