Resources Contact Us Home
Method for stress free conductor removal

Image Number 16 for United States Patent #8017516.

A system and method for forming a planar dielectric layer includes identifying a non-planarity in the dielectric layer, forming one or more additional dielectric layers over the dielectric layer and planarizing at least one of the additional dielectric layers wherein the one or more additional dielectric layers include at least one of a spin-on-glass layer and at least one of a low-k dielectric material layer and wherein each one of the one or more additional dielectric layers having a thickness of less than about 1000 angstroms and wherein the one or more additional dielectric layers has a total thickness of between about 1000 and about 4000 angstroms.

  Recently Added Patents
Semiconductor device with an amorphous semi-insulating layer, temperature sensor, and method of manufacturing a semiconductor device
People engine optimization
Substituted phenylsulfur trifluoride and other like fluorinating agents
Artifact removal in nuclear images
Implementing state-of-the-art gate transistor, sidewall profile/angle control by tuning gate etch process recipe parameters
Carrier sense multiple access (CSMA) protocols for power line communications (PLC)
Systems and methods for vehicle cruise control
  Randomly Featured Patents
Fatigue-resistant flared fastener
Shoe sole
Low voltage filter transconductance cell
Flow rate controller and feeder
Method of molding a peripherally encapsulated product under heat and pressure utilizing sheet molding compound (SMC) or bulk molding compound (BMC)
Electrically conductive and abrasion/scratch resistant polymeric materials, method of fabrication thereof and uses thereof
Break before make forwarding information base (FIB) population for multicast
Error detecting circuit of a system time clock for an MPEG system decoder
Flexible offshore platform
Human cytomegalovirus DNA sequences