Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
System and method for conducting BIST operations










Image Number 6 for United States Patent #8015448.

A storage controller including a first controller. The first controller includes a memory module, a test access port controller, the test access port controller configured to control a built in self-test operation on the memory module, and a register configured to store a first instruction. In response to the storage controller detecting a test access port interface being accessible to the storage controller, the test access port controller is configured to control the built in self-test operation on the memory module of the first controller by having either (i) a second instruction sent from the test access port controller to the first controller or (ii) the first instruction sent from the register to the first controller. The first controller is configured to perform the built in self-test operation on the memory module in response to having received the first instruction or having received the second instruction.








 
 
  Recently Added Patents
Aqueous composition with agents to inhibit water evaporation
Estimating stack distances
Electrifying roller
Epitaxial substrate for electronic device, in which current flows in lateral direction and method of producing the same
Controller interface providing improved data reliability
Load control device
Vehicle drive control system
  Randomly Featured Patents
Catalyst for vinyl compound polymerization and process for producing vinyl polymer
Poker system and method for allocating pots prior to an end of the poker game based on true odds at the time of allocation
Sample and hold circuit
Motor with isolated brush card assembly
System and method for performing designated service image processing functions in a service image warehouse
Slurry for slicing silicon ingot and method for slicing silicon ingot using the same
Chain shaped lamp
Folded closed carton convertible to open tray
Semiconductor device and manufacturing method thereof
Systems and methods for assisting cardiac valve coaptation