Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
System and method for conducting BIST operations










Image Number 6 for United States Patent #8015448.

A storage controller including a first controller. The first controller includes a memory module, a test access port controller, the test access port controller configured to control a built in self-test operation on the memory module, and a register configured to store a first instruction. In response to the storage controller detecting a test access port interface being accessible to the storage controller, the test access port controller is configured to control the built in self-test operation on the memory module of the first controller by having either (i) a second instruction sent from the test access port controller to the first controller or (ii) the first instruction sent from the register to the first controller. The first controller is configured to perform the built in self-test operation on the memory module in response to having received the first instruction or having received the second instruction.








 
 
  Recently Added Patents
Image forming apparatus, control method and computer-readable medium for stopping a print job during printing by a printer
Adaptive input interface
Over the counter medicinal container with surface ornamentation
Snapshot isolation support for distributed query processing in a shared disk database cluster
Fiber optic cables and assemblies for fiber toward the subscriber applications
Methods, systems, and media for swapping faces in images
Integrating multimedia capabilities with circuit-switched calls
  Randomly Featured Patents
Molten salt pyrolysis of latex
Method for precision temperature controlled hot forming
Light emitting device and method of driving the light emitting device
Method for the preparation of a roasted nut-like product
Preparation of esters
Medical lead with sigma feature
Pen cap
Network interface device serving multiple host operating systems
Global communication interrupt control system for communication between real and virtual machine systems using global communication functions of a shared memory
Fitness apparatus