Resources Contact Us Home
Semiconductor device and manufacturing method thereof

Image Number 12 for United States Patent #8013442.

In a semiconductor device according to the present invention, a plurality of opening regions 5 to 8 are formed in an insulating film on a pad electrode 3. A metal layer 9 formed on the pad electrode 3 has a plurality of concave portions 10 to 13 formed therein by covering the opening regions 5 to 8. Moreover, in a peripheral portion at a bottom of each of the concave portions 10 to 13 in the metal layer 9, the metal layer 9 and a Cu plating layer 19 react with each other. By use of this structure, the metal reaction area serves as a current path on the pad electrode 3. Thus, a resistance value on the pad electrode 3 is reduced.

  Recently Added Patents
Method for dynamic multi-level pricing for wireless communications according to quality of service
Isoselective polymerization of epoxides
Methods and systems for providing a business repository
Therapeutic human anti-IL-1R1 monoclonal antibody
Computer device with digitizer calibration system and method
Method and composition for hyperthermally treating cells
Controller for soldering iron
  Randomly Featured Patents
Method and system for indexing and searching an iris image database
Noninvasive continuous monitor of arterial blood pressure waveform
Method and apparatus for monitored biphasic cardiac impedance sensing
Bare chip mounting method and bare chip mounting system
Method and arrangement for measuring the distance to an object
Method of preparing an asbestos diaphragm
Coupling assembly, connecting member and articles manufactured therefrom
Method and apparatus for detection of loss of cipher synchronization
Wafer slice base peeling system