Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Single poly CMOS imager










Image Number 5 for United States Patent #8003506.

More complete charge transfer is achieved in a CMOS or CCD imager by reducing the spacing in the gaps between gates in each pixel cell, and/or by providing a lightly doped region between adjacent gates in each pixel cell, and particularly at least between the charge collecting gate and the gate downstream to the charge collecting gate. To reduce the gaps between gates, an insulator cap with spacers on its sidewalls is formed for each gate over a conductive layer. The gates are then etched from the conductive layer using the insulator caps and spacers as hard masks, enabling the gates to be formed significantly closer together than previously possible, which, in turn increases charge transfer efficiency. By providing a lightly doped region on between adjacent gates, a more complete charge transfer is effected from the charge collecting gate.








 
 
  Recently Added Patents
Soybean EF1A promoter and its use in constitutive expression of transgenic genes in plants
Matching a usage history to a new cloud
Method and system for utilizing Perovskite material for charge storage and as a dielectric
DKK1 oncogene as therapeutic target for cancer and a diagnosing marker
Highly specialized application protocol for email and SMS and message notification handling and display
Para-xylylene based microfilm elution devices
Magnetic impedance element and magnetic sensor using the same
  Randomly Featured Patents
Automatic annotation of audio and/or visual data
Rubber vulcanization system
Treatment of excretory problems
Helper-free stocks of recombinant adeno-associated virus vectors
Hand-operated stamp having connecting part with ink refilling socket
Catalyzer
Method for riveting or piercing and a device for carrying out the method
Safety flint-type lighter
Cordless telephone with actuation of off-hook condition by operation of dial key
MOS random access memory having array of trench type one-capacitor/one-transistor memory cells