Resources Contact Us Home
Fabricating method of vertical transistor

Image Number 18 for United States Patent #8003457.

A substrate is provided. A pillar protruding out of a surface of the substrate is already formed on the substrate, and a patterned layer is already formed on the pillar. The pillar includes a lower part, a channel region, and an upper part from bottom to top, and the lower part has a first doped region. A gate dielectric layer is formed on a sidewall at one side of the pillar. A surrounding gate is formed on the gate dielectric layer located on the channel region, and a base line electrically connected to the channel region is formed on a sidewall at the other side of the pillar. A second doped region is formed in the upper part of the pillar.

  Recently Added Patents
Telephone line seizure module
Pressure-sensitive adhesive composition having an improved release behavior
Data processing circuit with arbitration between a plurality of queues
Memory device, test operation method thereof, and system including the same
Method and apparatus for determining storage capacity error for a data storage device
Circuit breakers
Epoxy composition for encapsulating an optical semiconductor element
  Randomly Featured Patents
Radiant gas heater
Determination of full stop in an electronically-controlled automatic transmission
Structure and method for manufacturing device with a V-shape channel nMOSFET
Isomerization of monocyclic alkyl aromatic hydrocarbons
Arrangement in an oil filter with integral oil cooler
Window egress assistance handle
Contact bar for electrolytic cells
Multi-dimensional position sensor using range detectors
Method and material for securing structure for machining