Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of forming finned semiconductor devices with trench isolation










Image Number 8 for United States Patent #7994020.

A method of manufacturing a semiconductor device structure, such as a FinFET device structure, is provided. The method begins by providing a substrate comprising a bulk semiconductor material, a first conductive fin structure formed from the bulk semiconductor material, and a second conductive fin structure formed from the bulk semiconductor material. The first conductive fin structure and the second conductive fin structure are separated by a gap. Next, spacers are formed in the gap and adjacent to the first conductive fin structure and the second conductive fin structure. Thereafter, an etching step etches the bulk semiconductor material, using the spacers as an etch mask, to form an isolation trench in the bulk semiconductor material. A dielectric material is formed in the isolation trench, over the spacers, over the first conductive fin structure, and over the second conductive fin structure. Thereafter, at least a portion of the dielectric material and at least a portion of the spacers are etched away to expose an upper section of the first conductive fin structure and an upper section of the second conductive fin structure, while preserving the dielectric material in the isolation trench. Following these steps, the fabrication of the devices is completed in a conventional manner.








 
 
  Recently Added Patents
Combination photovoltaic and wind power generation installation
Systems and methods for unchoked control of gas turbine fuel gas control valves
Display control device, display control method, and touchpad input system
Toilet bowl
Laboratory spatula
Television apparatus
Measurement and uses of oxidative status
  Randomly Featured Patents
X-ray shielding device
Substituted thienyl(amino)sulphonyl(thio)ureas as herbicides
Coffee infusion container
Performance in a virtualization architecture with a processor abstraction layer
Methods of treating cachexia with chimeric anti-TNF antibodies
Method and apparatus for providing a galvanically isolating circuit for the transfer of analog signals
Digital radiography sensors
Stacked storage capacitor-on-gate structure for a thin film transistor liquid crystal display
Workbench and storage cabinet
Silicate materials for cathode-ray tube (CRT) applications