Resources Contact Us Home
Semiconductor device and method of fabricating the same

Image Number 3 for United States Patent #7993992.

There is disclosed a method of fabricating TFTs having reduced interconnect resistance by having improved contacts to source/drain regions. A silicide layer is formed in intimate contact with the source/drain regions. The remaining metallization layer is selectively etched to form a contact pad or conductive interconnects.

  Recently Added Patents
Dental fillers including a phosphorus containing surface treatment, and compositions and methods thereof
Methods and systems for aggregating and graphically representing information associated with a telecommunications circuit
Web-based system and method for video analysis
Tetrazolyl oxime derivative, salt thereof, and plant disease control agent
Press nut
Radiation-emitting semiconductor chip and method for producing a radiation-emitting semiconductor chip
Asynchronous task execution
  Randomly Featured Patents
Peptide activators of VEGF
Expected time to collect a print job
Protective cutoff device for a gear wheel grinding machine
Anti-skid control system for a rear drive vehicle
Method and enhanced phase locked loop circuits for implementing effective testing
Telephone ring detection method and apparatus
3-phenyl-thiazepinones as calcium regulating agents
Musical hop scotch game kit
BiCMOS integrated circuit with shallow n-wells