Resources Contact Us Home
Semiconductor device and method of fabricating the same

Image Number 3 for United States Patent #7993992.

There is disclosed a method of fabricating TFTs having reduced interconnect resistance by having improved contacts to source/drain regions. A silicide layer is formed in intimate contact with the source/drain regions. The remaining metallization layer is selectively etched to form a contact pad or conductive interconnects.

  Recently Added Patents
Dynamic data caches, decoders and decoding methods
Vacuum cleaner
Bio-pesticide and method for pest control
Active element machine computation
Managing method and apparatus for servicing contents provided by content provider
Interest point detection
Antenna tuning on an impedance trajectory
  Randomly Featured Patents
Nucleic acid supported protein complementation
Anti-hypoxic disubstituted polymethylene imine derivatives, compositions, and method of use therefor
Data logging for hard disk data storage systems
Polychloroprene blend composition
Installation for the heat treatment of successive batches
Marble dispensing game apparatus
Device, kit and method of caring for a finger nail
Curable composition
Predrive circuit, drive circuit and display device
System and method for displaying a graph representative of network performance over a time period